Rowhammer Attacks: A Walkthrough Guide

Daniel Gruss & Clémentine Maurice, Graz University of Technology

May 4, 2017 — RuhrSec 2017

Who are we

Daniel Gruss

- PhD student @ Graz University Of Technology
- Ølavados
- daniel.gruss@iaik.tugraz.at

Who are we

Clémentine Maurice

- PhD in computer science, Postdoc @ Graz University Of Technology
- ØBloodyTangerine
- clementine.maurice@iaik.tugraz.at

Goals of this talk

- you get a comprehensive overview of Rowhammer attacks
- you can run the tools on your machine
- you understand what's happening and why
- $\rightarrow\,$ nothing here is black magic!


Outline


- Background
- How to flip bits?
- How to exploit them?
- How to mitigate them?
- Conclusion

1. Background











chip




- bits in cells in rows
- access: activate row, copy to row buffer

DRAM bank






CPU wants to access row 1



CPU wants to access row 1 \rightarrow row 1 activated

DRAM bank






CPU wants to access row 1

- \rightarrow row 1 activated
- ightarrow row 1 copied to row buffer

Daniel Gruss & Clémentine Maurice, Graz University of Technology May 4, 2017 — RuhrSec 2017




CPU wants to access row 1

- \rightarrow row 1 activated
- \rightarrow row 1 copied to row buffer

DRAM bank






CPU wants to access row 2

CPU wants to access row 2 \rightarrow row 2 activated


DRAM bank





CPU wants to access row 2

- ightarrow row 2 activated
- \rightarrow row 2 copied to row buffer




DRAM bank

CPU wants to access row 2

- ightarrow row 2 activated
- \rightarrow row 2 copied to row buffer



DRAM bank




CPU wants to access row 2

- \rightarrow row 2 activated
- ightarrow row 2 copied to row buffer

 \rightarrow slow (row conflict)

DRAM bank







CPU wants to access row 2-again

DRAM bank





CPU wants to access row 2—again \rightarrow row 2 already in row buffer




CPU wants to access row 2—again \rightarrow row 2 already in row buffer

Daniel Gruss & Clémentine Maurice, Graz University of Technology May 4, 2017 — RuhrSec 2017




DRAM bank



CPU wants to access row 2—again \rightarrow row 2 already in row buffer \rightarrow fast (row hit)

DRAM bank





row buffer = cache

DRAM refresh

- cells leak \rightarrow repetitive refresh necessary
- refresh \approx reading (destructive) + writing same data again
- maximum interval between refreshes to guarantee data integrity

DRAM refresh


- cells leak \rightarrow repetitive refresh necessary
- refresh \approx reading (destructive) + writing same data again
- maximum interval between refreshes to guarantee data integrity
- cells leak faster upon proximate accesses \rightarrow Rowhammer


"It's like breaking into an apartment by repeatedly slamming a neighbor's door until the vibrations open the door you were after" – Motherboard Vice





DRAM bank


row buffer












2. How to flip bits?

Requirements


Memory accesses must be

- uncached: reach DRAM
- fast: race against the next row refresh
- targeted: reach specific row


How do we get enough uncached accesses?




only non-cached accesses reach DRAM



- only non-cached accesses reach DRAM
- either remove data from cache




- only non-cached accesses reach DRAM
- either remove data from cache
- or don't put it there in the first place




- only non-cached accesses reach DRAM
- either remove data from cache
- or don't put it there in the first place
- ightarrow next access will be served from DRAM


Access techniques


- 1. clflush instruction \rightarrow original paper (Kim et al. 2014)
- 2. cache eviction (Gruss, Maurice, and Mangard 2016; Aweke et al. 2016)
- 3. non-temporal accesses (Qiao et al. 2016)
- 4. uncached memory (Veen et al. 2016)







































How widespread is the issue?

DDR3:

- Kim et al.: 110/129 modules from 3 vendors, all but 3 since mid-2011
- Seaborn and Dullien: 15/29 laptops

DDR4 believed to be safe:

• we showed bit flips (Pessl et al. 2016)



Flush, reload, flush, reload...


- the core of Rowhammer is essentially a Flush+Reload loop
- as much an attack on DRAM as on cache

idea: avoid clflush to be independent of specific instructions

ightarrow no clflush in JavaScript

- idea: avoid clflush to be independent of specific instructions
 - ightarrow no clflush in JavaScript
- our approach: use regular memory accesses for eviction
 - \rightarrow techniques from cache attacks!


- idea: avoid clflush to be independent of specific instructions
 - ightarrow no clflush in JavaScript
- our approach: use regular memory accesses for eviction
 - \rightarrow techniques from cache attacks!
 - \rightarrow Rowhammer, Prime+Probe style!





DRAM bank

Daniel Gruss & Clémentine Maurice, Graz University of Technology May 4, 2017 — RuhrSec 2017



DRAM bank


Daniel Gruss & Clémentine Maurice, Graz University of Technology May 4, 2017 — RuhrSec 2017
























#2 Hammering with cache eviction




DRAM bank

Cache eviction strategies

Not as simple as that \rightarrow replacement policy is not LRU

Cache eviction strategies


Not as simple as that \rightarrow replacement policy is not LRU



 \rightarrow fast and effective on Haswell: eviction rate >99.97%


Cache eviction strategies

Not as simple as that \rightarrow replacement policy is not LRU



 \rightarrow fast and effective on Haswell: eviction rate >99.97% \rightarrow we evaluated 10 000+ strategies to find the best one

Hammering with cache eviction on Haswell



- non-temporal accesses: data accessed just once, not in the future
- NTA instructions \rightarrow bypass cache to minimize cache pollution

- non-temporal accesses: data accessed just once, not in the future
- NTA instructions \rightarrow bypass cache to minimize cache pollution
- NT stores to 1 address are combined at WC buffer
- $\hfill \ensuremath{\,\bullet\)}$ only last write goes to DRAM \rightarrow rate not sufficient

- non-temporal accesses: data accessed just once, not in the future
- NTA instructions \rightarrow bypass cache to minimize cache pollution
- NT stores to 1 address are combined at WC buffer
- $\hfill \ensuremath{\,\,^{\circ}}$ only last write goes to DRAM \rightarrow rate not sufficient
- following cached access to same address (Qiao et al. 2016)

begin:

movnti %eax, (X)
movnti %eax, (Y)
mov %eax, (X)
mov %eax, (Y)
jmp begin

Sometimes, everything fails,

Sometimes, everything fails, e.g., on mobile devices

Sometimes, everything fails, e.g., on mobile devices

ARMv7 flush instruction is privileged

Sometimes, everything fails, e.g., on mobile devices

- ARMv7 flush instruction is privileged
- cache eviction seems to be too slow

Sometimes, everything fails, e.g., on mobile devices

- ARMv7 flush instruction is privileged
- cache eviction seems to be too slow
- ARMv8 non-temporal stores are still cached in practice

- ION: memory management since Android 4.0
- apps can use /dev/ion for uncached, physically contiguous memory
- no privilege and no permission needed (Veen et al. 2016)

How do we target accesses?

Physical addresses and DRAM

- fixed map: physical addresses \rightarrow DRAM cells
- undocumented for Intel
- reverse-engineering for Sandy Bridge (Seaborn 2015)
- and by us for Sandy, Ivy, Haswell, Skylake, ... (Pessl et al. 2016)
- using the timing difference between row hits and row conflicts

How do I reverse my own DRAM?

O https://github.com/IAIK/DRAMA

- taskset 0x4 sudo ./measure -p 0.5 -s 16
- # taskset core for stability
- # sudo for pagemap access
- # -p 0.5 allocate 50% of memory, the more the better
- # -s I expect at least 16 sets (I have 32)

How do I flip bits?

https://github.com/IAIK/rowhammerjs

Copy functions from measure result

```
make ivy # or your microarchitecture
sudo ./rowhammer-ivy -d 2
# sudo for pagemap
# -d 2, for 2 DIMMs
sudo ./rowhammer-ivy -d 2 -f 0
# -f 0, only test offset 0 of every row
```

www.tugraz.at

Demo

Demo!


3. How to exploit bit flips?

How to exploit random bit flips?

- They are not random \rightarrow highly reproducible flip pattern!
 - 1. choose a data structure that you can place at arbitrary memory locations
 - 2. scan for "good" flips
 - 3. place data structure there
 - 4. trigger bit flip again

Strategy: Modify instructions

- idea from Seaborn and Dullien 2015
- x86 op codes are variable length
 - unsafe op codes (syscall) \in safe but long multi-byte op codes
 - only a problem with jumps to arbitrary addresses
- flip a bit in a validated NaCl instruction sequence
 - \blacksquare safe + validated jump \rightarrow arbitrary jump












Each 4 KB page table consists of 512 such entries




Daniel Gruss & Clémentine Maurice, Graz University of Technology May 4, 2017 — RuhrSec 2017




Daniel Gruss & Clémentine Maurice, Graz University of Technology May 4, 2017 — RuhrSec 2017




Daniel Gruss & Clémentine Maurice, Graz University of Technology May 4, 2017 — RuhrSec 2017




Daniel Gruss & Clémentine Maurice, Graz University of Technology May 4, 2017 — RuhrSec 2017



Daniel Gruss & Clémentine Maurice, Graz University of Technology May 4, 2017 — RuhrSec 2017




Daniel Gruss & Clémentine Maurice, Graz University of Technology May 4, 2017 — RuhrSec 2017



Daniel Gruss & Clémentine Maurice, Graz University of Technology May 4, 2017 — RuhrSec 2017

Search for page with flip




Row 0

Row 23

Hammering memory locations in different rows


Search for page with flip



Row 0


Row 23

Hammering memory locations in different rows




Row 0

Row 23




Row 0

Row 23



Row 0


Row 23



Row 0


Row 23

Release page with flip




Row 0

Release page with flip




Row 0

Fill all remaining memory with page tables




Row 0

Fill all remaining memory with page tables



Row 0


Page Table Manipulation



Daniel Gruss & Clémentine Maurice, Graz University of Technology May 4, 2017 — RuhrSec 2017

41


Page Table Manipulation



Daniel Gruss & Clémentine Maurice, Graz University of Technology May 4, 2017 — RuhrSec 2017

41

Page Table Manipulation



Daniel Gruss & Clémentine Maurice, Graz University of Technology May 4, 2017 — RuhrSec 2017

Strategy: Flipping Page Table PPN bits

1. scan for flips

42

- 2. exhaust or massage memory to place a page table at target location
- 3. gain access to your own page table \rightarrow kernel privileges

Flipping Page Table PPN bits

- idea from Seaborn and Dullien 2015
- same idea applied in several other works:
 - Rowhammer.js (Gruss, Maurice, and Mangard 2016)
 - One bit flips, one cloud flops (Xiao et al. 2016)
 - Drammer (Veen et al. 2016)


Post-Rowhammer Exploitation

scan entire physical memory (very fast) and:


- modify binary pages executed in root privileges (Xiao et al. 2016)
- modify credential structs (Veen et al. 2016)
- read keys (Xiao et al. 2016)
- corrupt RSA signatures (Bhattacharya et al. 2016)
- modify certificates
- configurations
- etc.

44

pages are pretty unique: 32768 bits per page




Row 0



Row 0


Row 23

Page with bit flip is filled with target content




Row 0

Row 23




Row 0

Row 23




Row 0

Row 23




Row 0

Row 23




Row 0

Row 23




Row 0

Row 23




Row 0

Row 23



Row 0


Row 23



Row 0

Row 23

Hammer again + flip again



Row 0

Strategy: Flipping in Deduplicated Pages

1. scan for flips

46

- 2. place content for deduplication so that flip can be exploited
- 3. perform the bit change through Rowhammer

Flipping in Deduplicated Pages

- idea from Bosman et al. 2016
 - change data type (double \rightarrow pointer)
 - change pointer to good object \rightarrow counterfeit object
- and from Razavi et al. 2016
 - corrupt authorized SSH keys
 - corrupt Debian update URLs + RSA public key file

4. How to mitigate Rowhammer?

Mitigations

49

Different mitigations have been proposed:


- detection vs prevention
- software vs hardware
- short-term vs long-term

no clflush instruction

• no clflush instruction \rightarrow Rowhammer.js


- no clflush instruction \rightarrow Rowhammer.js
- increase the refresh rate

- no clflush instruction \rightarrow Rowhammer.js
- increase the refresh rate
 - \rightarrow would need to be increased by 7× to eliminate all bit flips



Errors depending on refresh interval (Kim et al. 2014)

- no clflush instruction \rightarrow Rowhammer.js
- increase the refresh rate
 - \rightarrow would need to be increased by 7× to eliminate all bit flips
 - \rightarrow implementation: increased by 2× by BIOS vendors



Errors depending on refresh interval (Kim et al. 2014)

What about ECC?

ECC protection: server can handle or correct single bit errors

- ECC protection: server can handle or correct single bit errors
- no standard for event reporting


- ECC protection: server can handle or correct single bit errors
- no standard for event reporting
- in practice (Lanteigne 2016)
 - common: server counts ECC errors and report only if they reach a threshold (e.g., > 100 bit flips / hour)

- ECC protection: server can handle or correct single bit errors
- no standard for event reporting
- in practice (Lanteigne 2016)
 - common: server counts ECC errors and report only if they reach a threshold (e.g., > 100 bit flips / hour)
 - some server vendors never report errors to the OS

- ECC protection: server can handle or correct single bit errors
- no standard for event reporting
- in practice (Lanteigne 2016)
 - common: server counts ECC errors and report only if they reach a threshold (e.g., > 100 bit flips / hour)
 - some server vendors never report errors to the OS
 - one server did not even halt when bit flips were non-correctable

Detecting Rowhammer attacks

 Rowhammer: lots of cache misses that can be monitored with hardware performance counters (Herath et al. 2015; Gruss, Maurice, Wagner, et al. 2016; Chiappetta et al. 2015; Payer 2016)



Daniel Gruss & Clémentine Maurice, Graz University of Technology May 4, 2017 — RuhrSec 2017

Original ideas from Kim et al. 2014

- making better DRAM chips that are not vulnerable,
- using error correcting codes (ECC)
- increasing the refresh rate
- remapping/retiring faulty cells after manufacturing
- identifying hammered rows at runtime and refreshing neighbors

Original ideas from Kim et al. 2014

- making better DRAM chips that are not vulnerable,
- using error correcting codes (ECC)
- increasing the refresh rate
- remapping/retiring faulty cells after manufacturing
- identifying hammered rows at runtime and refreshing neighbors
- $\rightarrow\,$ expensive, performance overhead, or increased power consumption

PARA - Probabilistic Adjacent Row Activation (Kim et al. 2014)

• one row closed \rightarrow one adjacent row opened with low probability p

- one row closed \rightarrow one adjacent row opened with low probability p
- Rowhammer: one row opened and closed a high number of times N_{th}


- one row closed \rightarrow one adjacent row opened with low probability p
- Rowhammer: one row opened and closed a high number of times N_{th}
- statistically, neighbor rows are refreshed \rightarrow no bit flip

- one row closed \rightarrow one adjacent row opened with low probability p
- Rowhammer: one row opened and closed a high number of times N_{th}
- statistically, neighbor rows are refreshed \rightarrow no bit flip
- implementation at the memory controller level


- one row closed \rightarrow one adjacent row opened with low probability p
- Rowhammer: one row opened and closed a high number of times N_{th}
- statistically, neighbor rows are refreshed \rightarrow no bit flip
- implementation at the memory controller level
- advantage: stateless \rightarrow not expensive

- one row closed \rightarrow one adjacent row opened with low probability p
- Rowhammer: one row opened and closed a high number of times N_{th}
- statistically, neighbor rows are refreshed \rightarrow no bit flip
- implementation at the memory controller level
- advantage: stateless \rightarrow not expensive
- for p = 0.001 and $N_{th} = 100K$, experiencing one error in one year has a probability 9.4×10^{-14}


- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold



- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum




"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum




"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum



"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum



"nohammer" kernel module Corbet 2016


- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum



Wait for refresh


"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum




"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum




"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum



"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum




Wait for refresh

MASCAT - Stopping Microarchitectural Attacks Before Execution (Irazoqui et al. 2016)

- static analysis of the binary
- detect suspicious instruction sequences (clflush, rdtsc, fences, ...)
- open problem: false positives

ANVIL (Aweke et al. 2016)


- uses performance counters to detect rowhammer
- activate rows neighbor rows to prevent flips
- similar as PARA, but in software



Preventing Rowhammer attacks in software

ANVIL (Aweke et al. 2016)

- uses performance counters to detect rowhammer
- activate rows neighbor rows to prevent flips
- similar as PARA, but in software



Preventing Rowhammer attacks in software

- B-CATT: disable vulnerable physical memory (Brasser et al. 2016)
- G-CATT: isolate security domains in physical memory based on potential vulnerability (Brasser et al. 2016)







Preventing Rowhammer attacks in software

- B-CATT: disable vulnerable physical memory (Brasser et al. 2016)
- G-CATT: isolate security domains in physical memory based on potential vulnerability (Brasser et al. 2016)



B-CATT





5. Conclusion

Conclusion

- Rowhammer attacks are easy to mount
- works on most systems (if you know the DRAM mapping)
- most countermeasures are too expensive or ineffective

I want to try!

- https://github.com/IAIK/DRAMA
 Reverse-engineering tool for DRAM addressing
- https://github.com/IAIK/rowhammerjs Adaptation of double-sided hammering + hammering in JavaScript
- https://github.com/IAIK/armageddon
 libflush provides performant eviction strategies
- https://github.com/vusec/drammer Hammering with ION on ARM

Thank you!

Contact

- ♥ @lavados

Rowhammer Attacks: A Walkthrough Guide

Daniel Gruss & Clémentine Maurice, Graz University of Technology

May 4, 2017 — RuhrSec 2017

References I

- Aweke, Zelalem Birhanu, Salessawi Ferede Yitbarek, Rui Qiao, Reetuparna Das, Matthew Hicks, Yossi Oren, and Todd Austin (2016). "ANVIL: Software-based protection against next-generation rowhammer attacks". In: ACM SIGPLAN Notices 51.4, pp. 743–755.
- Bhattacharya, Sarani and Debdeep Mukhopadhyay (2016). "Curious case of Rowhammer: Flipping Secret Exponent Bits using Timing Analysis". In: CHES'16.
- Bosman, Erik, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida (2016). "Dedup Est Machina: Memory Deduplication as an Advanced Exploitation Vector". In: S&P'16.

References II

Brasser, Ferdinand, Lucas Davi, David Gens, Christopher Liebchen, and Ahmad-Reza Sadeghi (2016). "CAn't Touch This: Practical and Generic Software-only Defenses Against Rowhammer Attacks". In: arXiv:1611.08396. Chiappetta, Marco, Erkay Savas, and Cemal Yilmaz (2015), Real time detection of cache-based side-channel attacks using Hardware Performance Counters. Cryptology ePrint Archive, Report 2015/1034. Corbet, Jonathan (Oct. 2016). Defending against Rowhammer in the kernel. URL: https://lwn.net/Articles/704920/. Gruss, Daniel, Clémentine Maurice, and Stefan Mangard (2016). "Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript". In: DIMVA'16. Gruss, Daniel, Clémentine Maurice, Klaus Wagner, and Stefan Mangard (2016). "Flush+Flush: A Fast and Stealthy Cache Attack". In: DIMVA'16.

References III

- Herath, Nishad and Anders Fogh (Aug. 2015). "These are Not Your Grand Daddys CPU Performance Counters – CPU Hardware Performance Counters for Security". In: Black Hat 2015 Briefings. URL:
 - https://www.blackhat.com/docs/us-15/materials/us-15-Herath-These-Are-Not-Your-Grand-Daddys-CPU-Performance-Counters-CPU-Hardware-Performance-Counters-For-Security.pdf.
- Irazoqui, Gorka, Thomas Eisenbarth, and Berk Sunar (2016). "MASCAT: Stopping Microarchitectural Attacks Before Execution". In: Cryptology ePrint Archive: Report 2016/1196.
- Kim, Yoongu, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, and Onur Mutlu (2014). "Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors". In: ISCA'14.

References IV

- Lanteigne, Mark (2016). How Rowhammer Could Be Used to Exploit Weaknesses in Computer Hardware. URL: http://www.thirdio.com/rowhammer.pdf. Payer, Matthias (2016). "HexPADS: a platform to detect "stealth" attacks". In: ESSoS'16.
- Pessl, Peter, Daniel Gruss, Clémentine Maurice, Michael Schwarz, and Stefan Mangard (2016). "DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks". In: USENIX Security Symposium.
- Qiao, Rui and Mark Seaborn (2016). "A new approach for rowhammer attacks". In: HOST 2016.
- Razavi, Kaveh, Ben Gras, Erik Bosman, Bart Preneel, Cristiano Giuffrida, and Herbert Bos (2016). "Flip Feng Shui: Hammering a Needle in the Software Stack". In: USENIX Security Symposium.

References V

Seaborn, Mark (May 2015). How physical addresses map to rows and banks in DRAM. URL: http://lackingrhoticity.blogspot.com/2015/05/how-physical-addresses-map-to-rows-and-banks.html.
Seaborn, Mark and Thomas Dullien (2015). "Exploiting the DRAM rowhammer bug to gain kernel privileges". In: Black Hat 2015 Briefings.
Veen, Victor van der, Yanick Fratantonio, Martina Lindorfer, Daniel Gruss, Clémentine Maurice, Giovanni Vigna, Herbert Bos, Kaveh Razavi, and

Cristiano Giuffrida (2016). "Drammer: Deterministic Rowhammer Attacks on Mobile Platforms". In: CCS'16.

Xiao, Yuan, Xiaokuan Zhang, Yinqian Zhang, and Radu Teodorescu (2016). "One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation ". In: USENIX Security Symposium.