Oh my Cache! 2 More fun with caches.

Daniel Gruss Graz University of Technology

October 13, 2017 — QSP Lab

1

Whoami

- Daniel Gruss
- Post-Doc @ Graz University of Technology
- Twitter: @lavados
- Email: daniel.gruss@iaik.tugraz.at

Get your computer ready!


Within the first two hours we will:

- Checkout https://github.com/IAIK/cache_template_attacks
- Make a histogram
- Key stroke attack on an editor
- Try to establish a covert channel

1. Quick Start

- 2. Measuring and exploiting timing leakage
- 3. CPU caches
- 4. Cache attacks
- 5. Cache covert channels
- 6. Cache template attacks
- 7. Page Deduplication Attacks
- 8. Bitflips!
- 9. How to exploit bit flips?
- 10. How to mitigate Rowhammer?

Information leakage



5

Why targeting the cache?

- shared across cores
- fast

Why targeting the cache?

- shared across cores
- fast
- \rightarrow fast cross-core attacks!

Timing differences

- caches improve performance
- SRAM is expensive \rightarrow small caches
- different timings for memory accesses
 - data is cached \rightarrow cache hit \rightarrow fast
 - \blacksquare data is not cached \rightarrow cache miss \rightarrow slow

1. Quick Start

2. Measuring and exploiting timing leakage

- 3. CPU caches
- 4. Cache attacks
- 5. Cache covert channels
- 6. Cache template attacks
- 7. Page Deduplication Attacks
- 8. Bitflips!
- 9. How to exploit bit flips?

10. How to mitigate Rowhammer?

Mesuring timing leakage

How every timing attack works:

learn timing of different corner cases

Mesuring timing leakage

How every timing attack works:

- learn timing of different corner cases
- later, we recognize these corner cases by timing only

Calibration

git clone https://github.com/IAIK/cache_template_attacks.git
cd calibration
make

./calibration

Steps

- 1. build two cases: cache hits and cache misses
- 2. time each case many times (get rid of noise)

Steps

- 1. build two cases: cache hits and cache misses
- 2. time each case many times (get rid of noise)
- 3. we have a histogram!

Steps

- 1. build two cases: cache hits and cache misses
- 2. time each case many times (get rid of noise)
- 3. we have a histogram!
- 4. find a threshold to distinguish the two cases

Step 1.1. Cache hits

Loop:

- 1. measure time
- 2. access variable (always cache hit)
- 3. measure time
- 4. update histogram with delta

Step 1.2. Cache misses

Loop:

- 1. measure time
- 2. access variable (always cache miss)
- 3. measure time
- 4. update histogram with delta
- 5. flush variable (clflush instruction)

very short timings

rdtsc instruction: cycle-accurate timestamps

[...] rdtsc function() rdtsc [...]

- do you measure what you think you measure?
- out-of-order execution \rightarrow what is really executed

rdtsc	rdtsc	rdtsc
function()	[]	rdtsc
[]	rdtsc	function()
rdtsc	function()	[]

use pseudo-serializing instruction rdtscp (recent CPUs)

- use pseudo-serializing instruction rdtscp (recent CPUs)
- and/or use serializing instructions like cpuid


- use pseudo-serializing instruction rdtscp (recent CPUs)
- and/or use serializing instructions like cpuid
- and/or use fences like mfence

- use pseudo-serializing instruction rdtscp (recent CPUs)
- and/or use serializing instructions like cpuid
- and/or use fences like mfence

Intel, *How to Benchmark Code Execution Times on Intel IA-32 and IA-64 Instruction Set Architectures White Paper*, December 2010.

www.tugraz.at


Step 3. Histogram



17

www.tugraz.at

Step 3. Histogram




Step 4. Find threshold

- as high as possible
- most cache hits are below
- no cache miss below

Side-channel attack on user input

- Iocate key-dependent memory accesses
- with cache template attacks


Attacker address space




Victim address space




Cache is empty




Attacker triggers an event




Attacker checks one address for cache hits ("Reload")




Update number of cache hits per event




Attacker flushes shared memory



Repeat for higher accuracy



Continue with next address



Continue with next address

What to profile?

```
# ps -A | grep gedit
# cat /proc/pid/maps
00400000-00489000 r-xp 0000000 08:11 396356
/usr/bin/gedit
7f5a96991000-7f5a96a51000 r-xp 00000000 08:11 399365
/usr/lib/x86_64-linux-gnu/libgdk-3.so.0.1400.14
```

• • •

memory range, access rights, offset, -, -, file name

Profiling a single event

```
cd ../profiling/generic_low_frequency_example
# put the threshold into spy.c (MIN_CACHE_MISS_CYCLES)
make
```

... and hold down key in the targeted program save addresses with peaks!

Exploitation phase


```
cd ../exploitation/generic
# put the threshold into spy.c (MIN_CACHE_MISS_CYCLES)
make
```


./spy file offset


- 1. Quick Start
- 2. Measuring and exploiting timing leakage

3. CPU caches

- 4. Cache attacks
- 5. Cache covert channels
- 6. Cache template attacks
- 7. Page Deduplication Attacks
- 8. Bitflips!
- 9. How to exploit bit flips?
- 10. How to mitigate Rowhammer?











Memory Address


b bits


























27

Caches today



- L1 and L2 are private
- Iast-level cache:
 - divided in slices
 - shared across cores
 - inclusive

On current Intel CPUs:

On current Intel CPUs:

L1 cache: 4 cycles

On current Intel CPUs:

- L1 cache: 4 cycles
- L2 cache: 12 cycles

29

On current Intel CPUs:

- L1 cache: 4 cycles
- L2 cache: 12 cycles
- L3 cache: 26-31 cycles

On current Intel CPUs:

- L1 cache: 4 cycles
- L2 cache: 12 cycles
- L3 cache: 26-31 cycles
- DRAM memory: >120 cycles

(Unprivileged) cache maintainance

User programs can optimize cache usage:

- prefetch: suggest CPU to load data into cache
- clflush: throw out data from from all caches

... based on virtual addresses

- 1. Quick Start
- 2. Measuring and exploiting timing leakage
- 3. CPU caches

4. Cache attacks

- 5. Cache covert channels
- 6. Cache template attacks
- 7. Page Deduplication Attacks
- 8. Bitflips!
- 9. How to exploit bit flips?
- 10. How to mitigate Rowhammer?

CPU cache attacks

- cache-based keylogging
- crypto key recovery
 - various implementations (AES, RSA, ECC, ...)
 - up to 97% key bits recovered after 1 encryption
- cross-VM, cross-core, even cross-CPU
- any CPU vendor

using the inclusive property


- using the inclusive property
- Iast-level cache is a superset of L1 and L2

- using the inclusive property
- Iast-level cache is a superset of L1 and L2
- data evicted from last-level cache \rightarrow evicted from L1 and L2

- using the inclusive property
- Iast-level cache is a superset of L1 and L2
- data evicted from last-level cache \rightarrow evicted from L1 and L2
- a core can evict lines in the private L1 of another core

Access-driven attacks

Attacker monitors its own activity to find sets accessed by victim.



Same techniques for covert and side channels

34

Flush+Reload: Building Blocks

Shared Library / load binary twice / page deduplication

Flush+Reload: Building Blocks

- Shared Library / load binary twice / page deduplication
- clflush throws data out of cache
- $\rightarrow\,$ We can throw other shared code out of the cache


Flush+Reload: Building Blocks

- Shared Library / load binary twice / page deduplication
- clflush throws data out of cache
- $\rightarrow\,$ We can throw other shared code out of the cache
 - rdtsc / rdtscp give accurate timing information
- $\rightarrow\,$ We can measure whether shared code is in the cache


Flush+Reload: First steps

- Measure timing of cached memory
- Measure timing of non-cached memory (flush before measuring)
- Draw a histogram


Flush+Reload




step 0: attacker maps shared library \rightarrow shared memory, shared in cache



step 0: attacker maps shared library \rightarrow shared memory, shared in cache




step 0: attacker maps shared library \rightarrow shared memory, shared in cache step 1: attacker flushes the shared line



step 0: attacker maps shared library \rightarrow shared memory, shared in cache

step 1: attacker flushes the shared line

step 2: victim loads data while performing encryption



step 0: attacker maps shared library \rightarrow shared memory, shared in cache

- step 1: attacker flushes the shared line
- step 2: victim loads data while performing encryption

step 3: attacker reloads data \rightarrow fast access if the victim loaded the line


Pros: fine granularity (1 line)

Cons: restrictive


- 1. needs clflush instruction (not available e.g., in JS)
- 2. needs shared memory

Variants of Flush+Reload


- Flush+Flush Gruss, Maurice, Wagner, et al. 2016
- Evict+Reload Gruss, Spreitzer, et al. 2015 on ARM Lipp et al. 2016




step 0: attacker fills the cache (prime)




step 0: attacker fills the cache (prime)




step 0: attacker fills the cache (prime)




step 0: attacker fills the cache (prime)




step 0: attacker fills the cache (prime)




step 0: attacker fills the cache (prime)



step 0: attacker fills the cache (prime)




step 0: attacker fills the cache (prime)



step 0: attacker fills the cache (prime)

step 1: victim evicts cache lines while performing encryption


step 2: attacker probes data to determine if the set was accessed



step 0: attacker fills the cache (prime)

step 1: victim evicts cache lines while performing encryption

step 2: attacker probes data to determine if the set was accessed



step 0: attacker fills the cache (prime)

step 1: victim evicts cache lines while performing encryption

step 2: attacker probes data to determine if the set was accessed

Pros: less restrictive

- 1. no need for clflush instruction (not available e.g., in JS)
- 2. no need for shared memory

Cons: coarser granularity (1 set)

Issues with Prime+Probe

We need to evict caches lines without clflush or shared memory:

- 1. which addresses do we access to have congruent cache lines?
- 2. without any privilege?
- 3. and in which order do we access them?


#1.1: Which physical addresses to access?



"LRU eviction":


- assume that cache uses LRU replacement
- accessing n addresses from the same cache set to evict an n-way set
- eviction from last level \rightarrow from whole hierarchy (it's inclusive!)

#1.2: Which addresses map to the same set?



- function H that maps slices is undocumented
- reverse-engineered by Maurice, Le Scouarnec, et al. 2015; Inci et al. 2015; Yarom, Ge, et al. 2015

#1.2: Which addresses map to the same set?



- function H that maps slices is undocumented
- reverse-engineered by Maurice, Le Scouarnec, et al. 2015; Inci et al. 2015; Yarom, Ge, et al. 2015
- hash function basically an XOR of address bits

#1.2: Which addresses map to the same set?

3 functions, depending on the number of cores

																Ac	ddre	ss	bit														
		3	3	3	3	3	3	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	0	0	0	0
		7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6
2 cores	00						\oplus		\oplus		\oplus	\oplus	\oplus	\oplus	\oplus		\oplus		\oplus		\oplus	\oplus	\oplus		\oplus		\oplus		\oplus				\oplus
4 cores	00					\oplus	\oplus		\oplus		\oplus	\oplus	\oplus	\oplus	\oplus		\oplus		\oplus		\oplus	\oplus	\oplus		\oplus		\oplus		\oplus				\oplus
	o_1				\oplus	\oplus		\oplus		\oplus	\oplus		\oplus		\oplus	\oplus	\oplus	\oplus	\oplus	\oplus				\oplus									
8 cores	o_0		\oplus	\oplus		\oplus	\oplus		\oplus		\oplus	\oplus	\oplus	\oplus	\oplus		\oplus		\oplus		\oplus	\oplus	\oplus		\oplus		\oplus		\oplus				\oplus
	o_1	\oplus		\oplus	\oplus	\oplus		\oplus		\oplus	\oplus		\oplus		\oplus	\oplus	\oplus	\oplus	\oplus	\oplus				\oplus									
	o_2	\oplus	\oplus	\oplus	\oplus			\oplus			\oplus			\oplus	\oplus				\oplus														


Iast-level cache is physically indexed

- Iast-level cache is physically indexed
- root privileges needed for physical addresses

- Iast-level cache is physically indexed
- root privileges needed for physical addresses
- $\hfill use 2\,MB$ pages \rightarrow lowest 21 bits are the same as virtual address

- Iast-level cache is physically indexed
- root privileges needed for physical addresses
- use 2 MB pages \rightarrow lowest 21 bits are the same as virtual address
- $\rightarrow\,$ enough to compute the cache set

"LRU eviction" memory accesses



"LRU eviction" memory accesses



LRU replacement policy: oldest entry first

"LRU eviction" memory accesses



- LRU replacement policy: oldest entry first
- timestamps for every cache line

"LRU eviction" memory accesses



- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp

"LRU eviction" memory accesses



- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp

"LRU eviction" memory accesses




- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp

"LRU eviction" memory accesses



- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp

"LRU eviction" memory accesses



- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp

"LRU eviction" memory accesses



- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp

#3.1: Replacement policy on older CPUs


"LRU eviction" memory accesses



- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp

#3.1: Replacement policy on older CPUs

"LRU eviction" memory accesses




- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp

"LRU eviction" memory accesses



no LRU replacement

"LRU eviction" memory accesses




no LRU replacement

"LRU eviction" memory accesses



no LRU replacement

"LRU eviction" memory accesses



no LRU replacement

"LRU eviction" memory accesses



no LRU replacement

"LRU eviction" memory accesses



no LRU replacement

"LRU eviction" memory accesses



no LRU replacement

"LRU eviction" memory accesses



no LRU replacement

"LRU eviction" memory accesses



no LRU replacement

"LRU eviction" memory accesses




- no LRU replacement
- only 75% success rate on Haswell

"LRU eviction" memory accesses



- no LRU replacement
- only 75% success rate on Haswell
- more accesses \rightarrow higher success rate, but too slow

#3.3: Cache eviction strategy



- 1. Quick Start
- 2. Measuring and exploiting timing leakage
- 3. CPU caches
- 4. Cache attacks
- 5. Cache covert channels
- 6. Cache template attacks
- 7. Page Deduplication Attacks
- 8. Bitflips!
- 9. How to exploit bit flips?
- 10. How to mitigate Rowhammer?

Side channels vs covert channels

- side channel: attacker spies a victim process
- covert channel: communication between two processes
 - that are not supposed to communicate
 - that are collaborating

1-bit cache covert channels

ideas for 1-bit channels:

1-bit cache covert channels

ideas for 1-bit channels:

- Prime+Probe: use one cache set to transmit
 - 0: sender does not access the set \rightarrow low access time in receiver
 - 1: sender does access the set \rightarrow high access time in receiver

1-bit cache covert channels

ideas for 1-bit channels:

- Prime+Probe: use one cache set to transmit
 - 0: sender does not access the set \rightarrow low access time in receiver
 - 1: sender does access the set \rightarrow high access time in receiver
- Flush+Reload/Flush+Flush/Evict+Reload: use one address to transmit
 - 0: sender does not access the address \rightarrow high access time in receiver
 - 1: sender does access the address \rightarrow low access time in receiver

1-bit covert channels

• 1 bit data, 0 bit control?

1-bit covert channels

- 1 bit data, 0 bit control?
- idea: divide time into slices (e.g., 50µs frames)
- synchronize sender and receiver with a shared clock

Problems of 1-bit covert channels

errors?

Problems of 1-bit covert channels

- errors? \rightarrow error-correcting codes
- retransmission may be more efficient (less overhead)
- desynchronization
- optimal transmission duration may vary

Multi-bit covert channels

combine multiple 1-bit channels

Multi-bit covert channels

- combine multiple 1-bit channels
- avoid interferences
- $\rightarrow\,$ higher performance

Multi-bit covert channels

- combine multiple 1-bit channels
- avoid interferences
- \rightarrow higher performance
 - use 1-bit for sending = true/false

Packets / frames

Organize data in packets / frames:

- some data bits
- check sum
- sequence number
- $\rightarrow\,$ keep sender and receiver synchronous
- ightarrow check whether retransmission is necessary

www.tugraz.at

State of the art

method	raw capacity	err. rate	true capacity	env.
F+F Gruss, Maurice, Wagner, et al. 2016	3968Kbps	0.840%	3690Kbps	native
F+R Gruss, Maurice, Wagner, et al. 2016	2384Kbps	0.005%	2382Kbps	native
E+R Lipp et al. 2016	1141Kbps	1.100%	1041Kbps	native
P+P Liu et al. 2015	600Kbps	1.000%	552Kbps	virt

- 1. Quick Start
- 2. Measuring and exploiting timing leakage
- 3. CPU caches
- 4. Cache attacks
- 5. Cache covert channels
- 6. Cache template attacks
- 7. Page Deduplication Attacks
- 8. Bitflips!
- 9. How to exploit bit flips?
- 10. How to mitigate Rowhammer?

Cache Template Attacks

Profiling Phase

- Preprocessing step to find exploitable addresses automatically
 - w.r.t. "events" (keystrokes, encryptions, ...)
 - called "Cache Template"


Cache Template Attacks

Profiling Phase


- Preprocessing step to find exploitable addresses automatically
 - w.r.t. "events" (keystrokes, encryptions, ...)
 - called "Cache Template"

Exploitation Phase


Monitor exploitable addresses




Cache is empty




Attacker triggers an event




Attacker checks one address for cache hits ("Reload")




Update cache hit ratio (per event and address)




Attacker flushes shared memory




Repeat for higher accuracy




Repeat for all events



Repeat for all events



Continue with next address



Continue with next address

• dgruss@t420dg: sleep 2; ./spy 100 0	- ¤ ×	📝 *Untitled Document 1 - gedit – 🗆 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1d6c0, 0 /usr/bin/gedit, 0x1d700, 0 /usr/bin/gedit, 0x1d740, 0 /usr/bin/gedit, 0x1d780, 0 /usr/bin/gedit, 0x1d7c0, 0 /usr/bin/gedit, 0x1d840, 0 /usr/bin/gedit, 0x1d840, 0 /usr/bin/gedit, 0x1d880, 0 /usr/bin/gedit, 0x1d8c0, 0 /usr/bin/gedit, 0x1d940, 0 /usr/bin/gedit, 0x1d940, 0 /usr/bin/gedit, 0x1d920, 0 /usr/bin/gedit, 0x1d920, 0		Open Save Image: Contract of the
/usr/bin/gedit, 0x1da00, 0	~	Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 229 INS

► dgruss@t420dg: sleep 2; ./spy 100 0 -	o x	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0xld700, 0 /usr/bin/gedit, 0xld740, 0 /usr/bin/gedit, 0xld780, 0 /usr/bin/gedit, 0xld780, 0 /usr/bin/gedit, 0xld800, 0 /usr/bin/gedit, 0xld840, 0 /usr/bin/gedit, 0xld880, 0 /usr/bin/gedit, 0xld800, 0 /usr/bin/gedit, 0xld900, 0 /usr/bin/gedit, 0xld940, 0 /usr/bin/gedit, 0xld980, 0 /usr/bin/gedit, 0xld980, 0 /usr/bin/gedit, 0xld980, 0 /usr/bin/gedit, 0xld980, 0		Open Save Undo Image: Comparison of the comp
/usr/bin/gedit, 0x1da00, 0		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 230 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100 0	- • ×	📝 *Untitled Document 1 - gedit – 🗆 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1d780, 0 /usr/bin/gedit, 0x1d760, 0 /usr/bin/gedit, 0x1d800, 0 /usr/bin/gedit, 0x1d840, 0 /usr/bin/gedit, 0x1d880, 0 /usr/bin/gedit, 0x1d860, 0 /usr/bin/gedit, 0x1d900, 0 /usr/bin/gedit, 0x1d940, 0 /usr/bin/gedit, 0x1d960, 0 /usr/bin/gedit, 0x1d960, 0 /usr/bin/gedit, 0x1da00, 0 /usr/bin/gedit, 0x1da40, 0 /usr/bin/gedit, 0x1da40, 0		I aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
/usr/bin/gedit, 0x1dac0, 0	~	Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 231 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100 0 -	□ ×	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1d780, 0 /usr/bin/gedit, 0x1d700, 0 /usr/bin/gedit, 0x1d800, 0 /usr/bin/gedit, 0x1d800, 0 /usr/bin/gedit, 0x1d800, 0 /usr/bin/gedit, 0x1d800, 0 /usr/bin/gedit, 0x1d900, 0 /usr/bin/gedit, 0x1d940, 0 /usr/bin/gedit, 0x1d980, 0 /usr/bin/gedit, 0x1d900, 0 /usr/bin/gedit, 0x1d900, 0 /usr/bin/gedit, 0x1d40, 0		Open Sive Image: Comment 1 •Untitled Document 1 X •Untitled Document 1 X •aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
/usr/bin/gedit, 0x1da80, 0 /usr/bin/gedit, 0x1dac0, 0 П		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 232 INS

► dgruss@t420dg: sleep 2; ./spy 100 0 - □	×	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0xld7c0, 0 /usr/bin/gedit, 0xld800, 0 /usr/bin/gedit, 0xld840, 0 /usr/bin/gedit, 0xld840, 0 /usr/bin/gedit, 0xld8c0, 0 /usr/bin/gedit, 0xld900, 0 /usr/bin/gedit, 0xld940, 0 /usr/bin/gedit, 0xld980, 0 /usr/bin/gedit, 0xld980, 0 /usr/bin/gedit, 0xld80, 0 /usr/bin/gedit, 0xld80, 0 /usr/bin/gedit, 0xld80, 0 /usr/bin/gedit, 0xld80, 0 /usr/bin/gedit, 0xld80, 0		Open Save Undo Image: Compare to the second s
/usr/bin/gedit, 0x1db00, 0		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 233 INS

► dgruss@t420dg: sleep 2; ./spy 100 0 -	пх	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1d840, 0 /usr/bin/gedit, 0x1d880, 0 /usr/bin/gedit, 0x1d880, 0 /usr/bin/gedit, 0x1d900, 0 /usr/bin/gedit, 0x1d940, 0 /usr/bin/gedit, 0x1d940, 0 /usr/bin/gedit, 0x1d960, 0 /usr/bin/gedit, 0x1da40, 0 /usr/bin/gedit, 0x1da40, 0 /usr/bin/gedit, 0x1da40, 0 /usr/bin/gedit, 0x1da80, 0 /usr/bin/gedit, 0x1da80, 0 /usr/bin/gedit, 0x1da80, 0		Open Image: Save Image: I
/usr/bin/gedit, 0x1db40, 0 /usr/bin/gedit, 0x1db80, 0		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 234 INS

► dgruss@t420dg: sleep 2; ./spy 100 0 – □ ×	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help	File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1d880, 0 /usr/bin/gedit, 0x1d80, 0 /usr/bin/gedit, 0x1d800, 0 /usr/bin/gedit, 0x1d900, 0 /usr/bin/gedit, 0x1d980, 0 /usr/bin/gedit, 0x1d900, 0 /usr/bin/gedit, 0x1da00, 0 /usr/bin/gedit, 0x1da40, 0 /usr/bin/gedit, 0x1da80, 0 /usr/bin/gedit, 0x1dac0, 0 /usr/bin/gedit, 0x1da00, 0 /usr/bin/gedit, 0x1da00, 0 /usr/bin/gedit, 0x1db00, 0	Open Save Undo Image: Comparison of the comp
/usr/bin/gedit, 0xldb80, 0 /usr/bin/gedit, 0xldbc0, 0	Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 236 INS

► dgruss@t420dg: sleep 2; ./spy 100 0 - □	×	📓 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1d900, 0 /usr/bin/gedit, 0x1d940, 0 /usr/bin/gedit, 0x1d940, 0 /usr/bin/gedit, 0x1d960, 0 /usr/bin/gedit, 0x1da60, 0 /usr/bin/gedit, 0x1da60, 0 /usr/bin/gedit, 0x1da80, 0 /usr/bin/gedit, 0x1da80, 0 /usr/bin/gedit, 0x1db00, 0 /usr/bin/gedit, 0x1db80, 0 /usr/bin/gedit, 0x1db80, 0 /usr/bin/gedit, 0x1db80, 0		Open Save Image: Save Imag
/usr/bin/gedit, 0xldc00, 0 /usr/bin/gedit, 0xldc40, 0 		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 237 INS

► dgruss@t420dg: sleep 2; ./spy 100 0-	- ¤ ×	S	Untitled D	ocumer	nt 1 - ge	dit	-	o x
File Edit View Search Terminal Help		File Edit View	Search Tool	ls Docum	ients Helj	P		
/usr/bin/gedit, 0x1d900, 0 /usr/bin/gedit, 0x1d940, 0 /usr/bin/gedit, 0x1d980, 0 /usr/bin/gedit, 0x1d960, 0 /usr/bin/gedit, 0x1da00, 0 /usr/bin/gedit, 0x1da40, 0 /usr/bin/gedit, 0x1da80, 0 /usr/bin/gedit, 0x1da60, 0 /usr/bin/gedit, 0x1db00, 0 /usr/bin/gedit, 0x1db00, 0 /usr/bin/gedit, 0x1db00, 0 /usr/bin/gedit, 0x1db00, 0 /usr/bin/gedit, 0x1db00, 0		*Untitled 1 aaaaaaaa aaaaaaaa aaaaaaaa aaaaaaaa aaaa	en v v	1 × aaaaaaa aaaaaaa aaaaaaa aaaaaaa	aaaaaa aaaaaa aaaaaa aaaaaa	aaaaaaaa aaaaaaaa aaaaaaaaa aaaaaaaa	aaaaa aaaaa aaaaa aaaaa	aaaa aaaa aaaa
/usr/bin/gedit, 0x1dc00, 0 /usr/bin/gedit, 0x1dc40, 0		Plain Text	✓ Tab Wi	idth: 2 🗸	· L	n 1, Col 238		INS

🕒 dgruss@t420dg: sleep 2; ./spy 100 0 -	o x	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0xld940, 0 /usr/bin/gedit, 0xld980, 0 /usr/bin/gedit, 0xld980, 0 /usr/bin/gedit, 0xld80, 0 /usr/bin/gedit, 0xlda40, 0 /usr/bin/gedit, 0xlda80, 0 /usr/bin/gedit, 0xlda60, 0 /usr/bin/gedit, 0xldb00, 0 /usr/bin/gedit, 0xldb40, 0 /usr/bin/gedit, 0xldb80, 0 /usr/bin/gedit, 0xldb80, 0 /usr/bin/gedit, 0xldb80, 0 /usr/bin/gedit, 0xldb80, 0		••••••••••••••••••••••••••••••••••••
/usr/bin/gedit, 0xldc40, 0 /usr/bin/gedit, 0xldc80, 0 П		Plain Text ∨ Tab Width: 2 ∨ Ln 1, Col 239 INS

► dgruss@t420dg: sleep 2; ./spy 100 0 - □	×	📝 🛛 *Untitled Document 1 - gedit 🛛 🗕 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0xld9c0, 0 /usr/bin/gedit, 0xlda00, 0 /usr/bin/gedit, 0xlda40, 0 /usr/bin/gedit, 0xlda80, 0 /usr/bin/gedit, 0xlda60, 0 /usr/bin/gedit, 0xldb00, 0 /usr/bin/gedit, 0xldb40, 0 /usr/bin/gedit, 0xldb80, 0 /usr/bin/gedit, 0xldbc0, 0 /usr/bin/gedit, 0xldc00, 0 /usr/bin/gedit, 0xldc00, 0 /usr/bin/gedit, 0xldc80, 0		••••••••••••••••••••••••••••••••••••
/usr/bin/gedit, 0x1dcc0, 0 /usr/bin/gedit, 0x1dd00, 0 □		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 240 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 ×	📝 *Untitled Document 1 - gedit – 🗆 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1da00, 0 /usr/bin/gedit, 0x1da40, 0 /usr/bin/gedit, 0x1da40, 0 /usr/bin/gedit, 0x1da80, 0 /usr/bin/gedit, 0x1db00, 0 /usr/bin/gedit, 0x1db00, 0 /usr/bin/gedit, 0x1db80, 0 /usr/bin/gedit, 0x1dc00, 0 /usr/bin/gedit, 0x1dc00, 0 /usr/bin/gedit, 0x1dc40, 0 /usr/bin/gedit, 0x1dc40, 0 /usr/bin/gedit, 0x1dc80, 0 /usr/bin/gedit, 0x1dc80, 0		Open Save Undo •Untitled Document 1 × •aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
/usr/bin/gedit, 0x1dd00, 0 /usr/bin/gedit, 0x1dd40, 0 □		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 241 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 X	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1da40, 0 /usr/bin/gedit, 0x1da80, 0 /usr/bin/gedit, 0x1da80, 0 /usr/bin/gedit, 0x1db00, 0 /usr/bin/gedit, 0x1db40, 0 /usr/bin/gedit, 0x1db80, 0 /usr/bin/gedit, 0x1dc80, 0 /usr/bin/gedit, 0x1dc40, 0 /usr/bin/gedit, 0x1dc80, 0 /usr/bin/gedit, 0x1dc80, 0 /usr/bin/gedit, 0x1dc80, 0 /usr/bin/gedit, 0x1dc80, 0		Open Save Undo Image: Compare to the total state of total state
/usr/bin/gedit, 0x1dd40, 0 /usr/bin/gedit, 0x1dd80, 0		
	~	Plain Text 🗸 Tab Width: 2 🗸 🛛 Ln 1, Col 242 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 X	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0xlda80, 0 /usr/bin/gedit, 0xldac0, 0 /usr/bin/gedit, 0xldb00, 0 /usr/bin/gedit, 0xldb40, 0 /usr/bin/gedit, 0xldb80, 0 /usr/bin/gedit, 0xldbc0, 0 /usr/bin/gedit, 0xldc00, 0 /usr/bin/gedit, 0xldc40, 0 /usr/bin/gedit, 0xldc20, 0 /usr/bin/gedit, 0xldcc0, 0 /usr/bin/gedit, 0xldc40, 0		Open Save Undo Image: Contract to the contrecontract to the contract to the contract to the conte
/usr/bin/gedit, 0x1dd80, 0 /usr/bin/gedit, 0x1ddc0, 0		
	×	Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 243 INS

• dgruss@t420dg: sleep 2; ./spy 100 0 -	• ×	📓 🛛 *Untitled Document 1 - gedit 🛛 – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0xldac0, 0 /usr/bin/gedit, 0xldb00, 0 /usr/bin/gedit, 0xldb00, 0 /usr/bin/gedit, 0xldb80, 0 /usr/bin/gedit, 0xldbc0, 0 /usr/bin/gedit, 0xldc00, 0 /usr/bin/gedit, 0xldc40, 0 /usr/bin/gedit, 0xldc80, 0		Contraction of the second seco
/usr/bin/gedit, 0x1dcc0, 0 /usr/bin/gedit, 0x1dd00, 0 /usr/bin/gedit, 0x1dd40, 0 /usr/bin/gedit, 0x1dd80, 0 /usr/bin/gedit, 0x1dd80, 0 /usr/bin/gedit, 0x1de00, 0		aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa

• dgruss@t420dg: sleep 2; ./spy 100) – 🗆 🗙 🗍	Mark *Unt	itled Documen	t 1 - gedit	- ¤ ×
File Edit View Search Terminal Help		File Edit View Sear	ch Tools Docume	ents Help	
/usr/bin/gedit, 0x1db00, 0 /usr/bin/gedit, 0x1db00, 0 /usr/bin/gedit, 0x1db80, 0 /usr/bin/gedit, 0x1db80, 0 /usr/bin/gedit, 0x1dc00, 0 /usr/bin/gedit, 0x1dc40, 0 /usr/bin/gedit, 0x1dc40, 0 /usr/bin/gedit, 0x1dc60, 0 /usr/bin/gedit, 0x1dd40, 0 /usr/bin/gedit, 0x1dd40, 0 /usr/bin/gedit, 0x1dd40, 0 /usr/bin/gedit, 0x1dd40, 0 /usr/bin/gedit, 0x1dd40, 0 /usr/bin/gedit, 0x1dd60, 0 /usr/bin/gedit, 0x1dd60, 0		aaaaaaaaaa aaaaaaaaaa aaaaaaaaaa aaaaaa	Save Save Ument 1 X aaaaaaaaaaaaaaaaaaaaaaaaaaa		aaaaaaaaaaa aaaaaaaaaaaa aaaaaaaaaaaaa
/usr/bin/gedit, 0x1de40, 0		Plain Text 🗸	Tab Width: 2 🗸	Ln 1, Col 2	45 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 🗙	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0xldb80, 0 /usr/bin/gedit, 0xldbc0, 0 /usr/bin/gedit, 0xldc00, 0 /usr/bin/gedit, 0xldc40, 0 /usr/bin/gedit, 0xldc80, 0 /usr/bin/gedit, 0xldd00, 0 /usr/bin/gedit, 0xldd40, 0 /usr/bin/gedit, 0xldd40, 0 /usr/bin/gedit, 0xlddc0, 0 /usr/bin/gedit, 0xlddc0, 0 /usr/bin/gedit, 0xlddc0, 0 /usr/bin/gedit, 0xlddc0, 0	E	Open Save Undo Image: Comparison of the comp
/usr/bin/gedit, 0x1de80, 0 /usr/bin/gedit, 0x1dec0, 0		
	~	Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 247 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 🗙	📝 🛛 *Untitled Document 1 - gedit 🛛 🗕 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1dbc0, 0 /usr/bin/gedit, 0x1dc00, 0		🛃 🚞 Open 🔻 🛃 Save 📇 🦘 Undo ሎ 👻
/usr/bin/gedit, 0x1dc40, 0 /usr/bin/gedit, 0x1dc80, 0 /usr/bin/gedit, 0x1dcc0, 0		*Untitled Document 1 × 1 aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
/usr/bin/gedit, 0x1dd00, 0 /usr/bin/gedit, 0x1dd40, 0		aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
/usr/bin/gedit, 0x1dd80, 0 /usr/bin/gedit, 0x1ddc0, 0 /usr/bin/gedit, 0x1de00, 0		aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
/usr/bin/gedit, 0x1de40, 0 /usr/bin/gedit, 0x1de80, 0		
/usr/bin/gedit, 0xldec0, 0 /usr/bin/gedit, 0xldf00, 0 		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 248 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100 0-	- • ×	📓 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1dbc0, 0 /usr/bin/gedit, 0x1dbc0, 0 /usr/bin/gedit, 0x1dc00, 0 /usr/bin/gedit, 0x1dc80, 0 /usr/bin/gedit, 0x1dc0, 0 /usr/bin/gedit, 0x1dd00, 0 /usr/bin/gedit, 0x1dd80, 0 /usr/bin/gedit, 0x1dd80, 0 /usr/bin/gedit, 0x1dde0, 0 /usr/bin/gedit, 0x1de00, 0 /usr/bin/gedit, 0x1de40, 0 /usr/bin/gedit, 0x1de40, 0		Open Image: Save <
/usr/bin/gedit, 0x1de00, 0 /usr/bin/gedit, 0x1de00, 0 /usr/bin/gedit. 0x1df00. 0		
	~	Plain Text 🗸 Tab Width: 2 🗸 🛛 Ln 1, Col 249 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 🗙	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0xldc40, 0 /usr/bin/gedit, 0xldc80, 0 /usr/bin/gedit, 0xldc0, 0 /usr/bin/gedit, 0xldd00, 0 /usr/bin/gedit, 0xldd40, 0 /usr/bin/gedit, 0xldd80, 0 /usr/bin/gedit, 0xlde00, 0 /usr/bin/gedit, 0xlde00, 0 /usr/bin/gedit, 0xlde80, 0 /usr/bin/gedit, 0xlde80, 0 /usr/bin/gedit, 0xlde80, 0 /usr/bin/gedit, 0xlde00, 0	E	Open Save Undo Image: Compare to the total state of total state
/usr/bin/gedit, 0x1df40, 0 /usr/bin/gedit, 0x1df80, 0		
	~	Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 250 INS

► dgruss@t420dg: sleep 2; ./spy 100 0 - □ >	🛛 📝 🛛 *Untitled Document 1 - gedit 🛛 🗕 🗖 🗙
File Edit View Search Terminal Help	File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1dc80, 0 /usr/bin/gedit, 0x1dc00, 0 /usr/bin/gedit, 0x1dd00, 0 /usr/bin/gedit, 0x1dd40, 0 /usr/bin/gedit, 0x1dd80, 0 /usr/bin/gedit, 0x1dd00, 0 /usr/bin/gedit, 0x1de00, 0 /usr/bin/gedit, 0x1de40, 0 /usr/bin/gedit, 0x1de80, 0	Image:
/usr/bin/gedit, 0xldec0, 0 /usr/bin/gedit, 0xldec0, 0 /usr/bin/gedit, 0xldf00, 0 /usr/bin/gedit, 0xldf40, 0 /usr/bin/gedit, 0xldf80, 0 /usr/bin/gedit, 0xldfc0, 0	aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa

► dgruss@t420dg: sleep 2; ./spy 100 0 – □ ×	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help	File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1dcc0, 0 /usr/bin/gedit, 0x1dd00, 0 /usr/bin/gedit, 0x1dd40, 0 /usr/bin/gedit, 0x1dd40, 0 /usr/bin/gedit, 0x1dd60, 0 /usr/bin/gedit, 0x1de40, 0 /usr/bin/gedit, 0x1de40, 0 /usr/bin/gedit, 0x1de40, 0 /usr/bin/gedit, 0x1df40, 0 /usr/bin/gedit, 0x1df40, 0 /usr/bin/gedit, 0x1df40, 0 /usr/bin/gedit, 0x1df40, 0 /usr/bin/gedit, 0x1df40, 0	Open Save Undo Image: Contract of the contrecontract of the contract of the contract of the contra
/usr/bin/gedit, 0xle000, 0	Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 252 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 X	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1dd00, 0 /usr/bin/gedit, 0x1dd40, 0 /usr/bin/gedit, 0x1dd40, 0 /usr/bin/gedit, 0x1dd60, 0 /usr/bin/gedit, 0x1de00, 0 /usr/bin/gedit, 0x1de40, 0 /usr/bin/gedit, 0x1de80, 0 /usr/bin/gedit, 0x1df00, 0 /usr/bin/gedit, 0x1df40, 0 /usr/bin/gedit, 0x1df80, 0 /usr/bin/gedit, 0x1df80, 0		Open Save Undo Image: Contract of the contract of
/usr/bin/gedit, 0x1e000, 0 /usr/bin/gedit, 0x1e040, 0		
		Plain Text 🗸 Tab Width: 2 🗸 🛛 Ln 1, Col 253 INS

• dgruss@t420dg: sleep 2; ./spy 100 0 - c	х	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1dd40, 0 /usr/bin/gedit, 0x1dd80, 0 /usr/bin/gedit, 0x1dd60, 0 /usr/bin/gedit, 0x1de00, 0 /usr/bin/gedit, 0x1de40, 0 /usr/bin/gedit, 0x1de60, 0 /usr/bin/gedit, 0x1df60, 0 /usr/bin/gedit, 0x1df40, 0 /usr/bin/gedit, 0x1df40, 0 /usr/bin/gedit, 0x1df60, 0 /usr/bin/gedit, 0x1df60, 0 /usr/bin/gedit, 0x1df60, 0 /usr/bin/gedit, 0x1df60, 0 /usr/bin/gedit, 0x1e000, 0 /usr/bin/gedit, 0x1e040, 0		Open Save Undo Image: Contract of the contrecontract of the contract of the contract of the contra
/usr/bin/gedit, 0x1e080, 0		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 254 INS

► dgruss@t420dg: sleep 2; ./spy 100 0 - □ ×	📝 *Untitled Document 1 - gedit – 🗆 🗙
File Edit View Search Terminal Help	File Edit View Search Tools Documents Help
/usr/bin/gedit, 0xlddc0, 0 /usr/bin/gedit, 0xlde00, 0 /usr/bin/gedit, 0xlde40, 0 /usr/bin/gedit, 0xlde80, 0 /usr/bin/gedit, 0xldec0, 0 /usr/bin/gedit, 0xldf00, 0 /usr/bin/gedit, 0xldf40, 0 /usr/bin/gedit, 0xldf80, 0 /usr/bin/gedit, 0xldf60, 0 /usr/bin/gedit, 0xle000, 0 /usr/bin/gedit, 0xle000, 0 /usr/bin/gedit, 0xle000, 0 /usr/bin/gedit, 0xle000, 0 /usr/bin/gedit, 0xle000, 0	Open Save Undo Image: Compare to the compare tot t
/usr/bin/gedit, 0xle100, 0	Plain Text V Tab Width: 2 V Ln 1, Col 255 INS

► dgruss@t420dg: sleep 2; ./spy 100 0 – □ ×	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help	File Edit View Search Tools Documents Help
/usr/bin/gedit, 0xlde00, 0 /usr/bin/gedit, 0xlde40, 0 /usr/bin/gedit, 0xlde80, 0 /usr/bin/gedit, 0xlde60, 0 /usr/bin/gedit, 0xldf00, 0 /usr/bin/gedit, 0xldf40, 0 /usr/bin/gedit, 0xldf80, 0 /usr/bin/gedit, 0xle00, 0 /usr/bin/gedit, 0xle040, 0 /usr/bin/gedit, 0xle040, 0 /usr/bin/gedit, 0xle080, 0 /usr/bin/gedit, 0xle080, 0	Open Save Undo Image: Compare to the total state and the total state and total sta
/usr/bin/gedit, 0xle100, 0 /usr/bin/gedit, 0xle140, 0 	Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 256 INS

► dgruss@t420dg: sleep 2; ./spy 100 0 – □	× 📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help	File Edit View Search Tools Documents Help
/usr/bin/gedit, 0xlde40, 0 /usr/bin/gedit, 0xlde80, 0 /usr/bin/gedit, 0xlde80, 0 /usr/bin/gedit, 0xldf00, 0 /usr/bin/gedit, 0xldf40, 0 /usr/bin/gedit, 0xldf80, 0 /usr/bin/gedit, 0xldf80, 0 /usr/bin/gedit, 0xle000, 0 /usr/bin/gedit, 0xle040, 0 /usr/bin/gedit, 0xle020, 0 /usr/bin/gedit, 0xle020, 0 /usr/bin/gedit, 0xle020, 0 /usr/bin/gedit, 0xle100, 0 /usr/bin/gedit, 0xle100, 0	Open Save Undo Image: Compare the second seco
/usr/bin/gedit, 0x1e180, 0	Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 258 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100 0 –	□ ×	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0xlde80, 0 /usr/bin/gedit, 0xlde0, 0 /usr/bin/gedit, 0xldf00, 0 /usr/bin/gedit, 0xldf40, 0 /usr/bin/gedit, 0xldf80, 0 /usr/bin/gedit, 0xldf80, 0 /usr/bin/gedit, 0xle000, 0 /usr/bin/gedit, 0xle040, 0 /usr/bin/gedit, 0xle080, 0 /usr/bin/gedit, 0xle00, 0 /usr/bin/gedit, 0xle00, 0 /usr/bin/gedit, 0xle100, 0 /usr/bin/gedit, 0xle140, 0		Open Save Undo Image: Comparison of the comp
/usr/bin/gedit, 0xle180, 0 /usr/bin/gedit, 0xlelc0, 0 □		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 259 INS

► dgruss@t420dg: sleep 2; ./spy 100 0 - 1	o x	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1dec0, 0 /usr/bin/gedit, 0x1df00, 0 /usr/bin/gedit, 0x1df40, 0 /usr/bin/gedit, 0x1df80, 0 /usr/bin/gedit, 0x1dfc0, 0 /usr/bin/gedit, 0x1e040, 0 /usr/bin/gedit, 0x1e080, 0 /usr/bin/gedit, 0x1e080, 0 /usr/bin/gedit, 0x1e100, 0 /usr/bin/gedit, 0x1e140, 0 /usr/bin/gedit, 0x1e140, 0 /usr/bin/gedit, 0x1e180, 0 /usr/bin/gedit, 0x1e160, 0		Open Image: Save Image: I
/usr/bin/gedit, 0x1e200, 0		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 260 INS

• dgruss@t420dg: sleep 2; ./spy 100 0) – 🗆 🗙	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0xldf40, 0 /usr/bin/gedit, 0xldf80, 0 /usr/bin/gedit, 0xldf80, 0 /usr/bin/gedit, 0xle000, 0 /usr/bin/gedit, 0xle040, 0 /usr/bin/gedit, 0xle080, 0 /usr/bin/gedit, 0xle080, 0 /usr/bin/gedit, 0xle100, 0 /usr/bin/gedit, 0xle140, 0 /usr/bin/gedit, 0xle180, 0 /usr/bin/gedit, 0xle100, 0 /usr/bin/gedit, 0xle200, 0		Open Save Undo Image: Compare to the second s
/usr/bin/gedit, 0x1e240, 0		
/usr/bin/gedit, 0x1e280, 0		Plain Text 🗸 Tab Width: 2 🖌 🛛 Ln 1, Col 261 🛛 INS

• dgruss@t420dg: sleep 2; ./spy 100 0 - 0	х	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1df80, 0 /usr/bin/gedit, 0x1df80, 0 /usr/bin/gedit, 0x1e000, 0 /usr/bin/gedit, 0x1e040, 0 /usr/bin/gedit, 0x1e080, 0 /usr/bin/gedit, 0x1e100, 0 /usr/bin/gedit, 0x1e140, 0 /usr/bin/gedit, 0x1e140, 0 /usr/bin/gedit, 0x1e120, 0 /usr/bin/gedit, 0x1e200, 0 /usr/bin/gedit, 0x1e240, 0		Open Image: Save <
/usr/bin/gedit, 0x1e280, 0 /usr/bin/gedit, 0x1e2c0, 0 		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 262 INS

• dgruss@t420dg: sleep 2; ./spy 100 0 - c	зх	📝 *Untitled Document 1 - gedit – 🗆 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1df80, 0 /usr/bin/gedit, 0x1df80, 0 /usr/bin/gedit, 0x1e000, 0 /usr/bin/gedit, 0x1e040, 0 /usr/bin/gedit, 0x1e080, 0 /usr/bin/gedit, 0x1e100, 0 /usr/bin/gedit, 0x1e100, 0 /usr/bin/gedit, 0x1e180, 0 /usr/bin/gedit, 0x1e120, 0 /usr/bin/gedit, 0x1e200, 0 /usr/bin/gedit, 0x1e200, 0 /usr/bin/gedit, 0x1e200, 0		I aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
/usr/bin/gedit, 0x1e280, 0 /usr/bin/gedit, 0x1e2c0, 0		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 263 INS

► dgruss@t420dg: sleep 2; ./spy 100 0 – □	×	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e000, 0 /usr/bin/gedit, 0x1e040, 0 /usr/bin/gedit, 0x1e080, 0 /usr/bin/gedit, 0x1e100, 0 /usr/bin/gedit, 0x1e100, 0 /usr/bin/gedit, 0x1e140, 0 /usr/bin/gedit, 0x1e140, 0 /usr/bin/gedit, 0x1e200, 0 /usr/bin/gedit, 0x1e240, 0 /usr/bin/gedit, 0x1e240, 0 /usr/bin/gedit, 0x1e220, 0 /usr/bin/gedit, 0x1e220, 0 /usr/bin/gedit, 0x1e20, 0 /usr/bin/gedit, 0x1e200, 0		Open Image: Save Image: I
/usr/bin/gedit, 0x1e340, 0		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 264 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 X	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e040, 0 /usr/bin/gedit, 0x1e080, 0 /usr/bin/gedit, 0x1e000, 0 /usr/bin/gedit, 0x1e100, 0 /usr/bin/gedit, 0x1e180, 0 /usr/bin/gedit, 0x1e180, 0 /usr/bin/gedit, 0x1e200, 0 /usr/bin/gedit, 0x1e200, 0 /usr/bin/gedit, 0x1e280, 0 /usr/bin/gedit, 0x1e280, 0 /usr/bin/gedit, 0x1e200, 0 /usr/bin/gedit, 0x1e200, 0	E	Open Save Image: Contract of the
/usr/bin/gedit, 0x1e340, 0 /usr/bin/gedit, 0x1e380, 0		
		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 265 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 🗙	📝 *Unti	itled Documen	t 1 - gedit	- • ×
File Edit View Search Terminal Help		File Edit View Sear	ch Tools Docume	ents Help	
/usr/bin/gedit, 0x1e080, 0 /usr/bin/gedit, 0x1e0c0, 0 /usr/bin/gedit, 0x1e100, 0 /usr/bin/gedit, 0x1e140, 0 /usr/bin/gedit, 0x1e180, 0 /usr/bin/gedit, 0x1e200, 0 /usr/bin/gedit, 0x1e240, 0 /usr/bin/gedit, 0x1e240, 0 /usr/bin/gedit, 0x1e2c0, 0 /usr/bin/gedit, 0x1e2c0, 0 /usr/bin/gedit, 0x1e300, 0 /usr/bin/gedit, 0x1e300, 0		aaaaaaaaaa aaaaaaaaaaa aaaaaaaaaaa aaaaa	aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa		aaaaaaaa aaaaaaaaa aaaaaaaaa aaaaaaaaa
/usr/bin/gedit, 0x1e380, 0 /usr/bin/gedit, 0x1e3c0, 0		Plain Text 🗸	Tab Width: 2 🗸	Ln 1, Col 266	INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 🗙	📝 *Untitled Document 1 - gedit – 🗆 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e100, 0 /usr/bin/gedit, 0x1e140, 0 /usr/bin/gedit, 0x1e180, 0 /usr/bin/gedit, 0x1e1c0, 0 /usr/bin/gedit, 0x1e240, 0 /usr/bin/gedit, 0x1e220, 0 /usr/bin/gedit, 0x1e220, 0 /usr/bin/gedit, 0x1e300, 0 /usr/bin/gedit, 0x1e340, 0 /usr/bin/gedit, 0x1e380, 0 /usr/bin/gedit, 0x1e380, 0		Image:
/usr/bin/gedit, 0x1e400, 0 /usr/bin/gedit, 0x1e440, 0		
	×	Plain Text 🗸 Tab Width: 2 🗸 🛛 Ln 1, Col 268 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100 🛛 🛛) – – x	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e100, 0 /usr/bin/gedit, 0x1e140, 0 /usr/bin/gedit, 0x1e180, 0 /usr/bin/gedit, 0x1e120, 0 /usr/bin/gedit, 0x1e240, 0 /usr/bin/gedit, 0x1e240, 0 /usr/bin/gedit, 0x1e220, 0 /usr/bin/gedit, 0x1e300, 0 /usr/bin/gedit, 0x1e340, 0 /usr/bin/gedit, 0x1e340, 0 /usr/bin/gedit, 0x1e360, 0		Open Save Undo Image: Compare to the second s
/usr/bin/gedit, 0x1e400, 0		
/usr/bin/gedit, 0xle440, 0	~	Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 269 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 X	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e180, 0 /usr/bin/gedit, 0x1e1200, 0 /usr/bin/gedit, 0x1e200, 0 /usr/bin/gedit, 0x1e240, 0 /usr/bin/gedit, 0x1e280, 0 /usr/bin/gedit, 0x1e300, 0 /usr/bin/gedit, 0x1e340, 0 /usr/bin/gedit, 0x1e340, 0 /usr/bin/gedit, 0x1e380, 0 /usr/bin/gedit, 0x1e360, 0 /usr/bin/gedit, 0x1e400, 0 /usr/bin/gedit, 0x1e400, 0		Open Save Undo Image: Contract of the contract of
/usr/bin/gedit, 0x1e480, 0 /usr/bin/gedit, 0x1e4c0, 0		
/usr/bin/gedit, 0x1e4c0, 0	~	Plain Text 🗸 Tab Width: 2 🗸 🛛 Ln 1, Col 270 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 X	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e1c0, 0 /usr/bin/gedit, 0x1e200, 0 /usr/bin/gedit, 0x1e240, 0 /usr/bin/gedit, 0x1e280, 0 /usr/bin/gedit, 0x1e300, 0 /usr/bin/gedit, 0x1e300, 0 /usr/bin/gedit, 0x1e380, 0 /usr/bin/gedit, 0x1e380, 0 /usr/bin/gedit, 0x1e340, 0 /usr/bin/gedit, 0x1e440, 0 /usr/bin/gedit, 0x1e440, 0 /usr/bin/gedit, 0x1e440, 0		Open Save Undo •Untitled Document 1 × •Untitled Document 1 × •Untitled Document 1 × •aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
/usr/bin/gedit, 0xle4c0, 0 /usr/bin/gedit, 0xle500, 0		
	×	Plain Text 🗸 Tab Width: 2 🗸 🛛 Ln 1, Col 271 🛛 INS

► dgruss@t420dg: sleep 2; ./spy 100 0 – □	×	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0xle200, 0 /usr/bin/gedit, 0xle240, 0 /usr/bin/gedit, 0xle280, 0 /usr/bin/gedit, 0xle20, 0 /usr/bin/gedit, 0xle300, 0 /usr/bin/gedit, 0xle340, 0 /usr/bin/gedit, 0xle380, 0 /usr/bin/gedit, 0xle400, 0 /usr/bin/gedit, 0xle400, 0 /usr/bin/gedit, 0xle440, 0 /usr/bin/gedit, 0xle480, 0 /usr/bin/gedit, 0xle400, 0		Open Save Undo Image: Comparison of the comp
/usr/bin/gedit, 0x1e500, 0 /usr/bin/gedit, 0x1e540, 0 		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 272 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 🗙	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e280, 0 /usr/bin/gedit, 0x1e2c0, 0 /usr/bin/gedit, 0x1e340, 0 /usr/bin/gedit, 0x1e340, 0 /usr/bin/gedit, 0x1e380, 0 /usr/bin/gedit, 0x1e380, 0 /usr/bin/gedit, 0x1e400, 0 /usr/bin/gedit, 0x1e440, 0 /usr/bin/gedit, 0x1e480, 0 /usr/bin/gedit, 0x1e500, 0 /usr/bin/gedit, 0x1e540, 0		Open Save Undo •Untiled Document 1 X •Aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
/usr/bin/gedit, 0x1e580, 0 <u>/</u> usr/bin/gedit, 0x1e5c0, 0		
	× .	Plain Text 🗸 Tab Width: 2 🗸 🛛 Ln 1, Col 273 🛛 INS

► dgruss@t420dg: sleep 2; ./spy 100 0	– 🗆 🗙	📝 *Untitled Document 1 - gedit – 🗆 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e280, 0 /usr/bin/gedit, 0x1e200, 0 /usr/bin/gedit, 0x1e300, 0 /usr/bin/gedit, 0x1e340, 0 /usr/bin/gedit, 0x1e380, 0 /usr/bin/gedit, 0x1e300, 0 /usr/bin/gedit, 0x1e440, 0 /usr/bin/gedit, 0x1e440, 0 /usr/bin/gedit, 0x1e440, 0 /usr/bin/gedit, 0x1e420, 0 /usr/bin/gedit, 0x1e500, 0 /usr/bin/gedit, 0x1e540, 0		Open Save Undo Untitled Document 1 X acacacacacacacacacacacacacacacacacacac
/usr/bin/gedit, 0x1e580, 0 /usr/bin/gedit, 0x1e5c0, 0		
		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 274 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 🗙	📝 🛛 *Untitled Doci	ument 1 - gedit	- • ×
File Edit View Search Terminal Help		File Edit View Search Tools D	ocuments Help	
/usr/bin/gedit, 0x1e2c0, 0 /usr/bin/gedit, 0x1e300, 0 /usr/bin/gedit, 0x1e340, 0 /usr/bin/gedit, 0x1e380, 0 /usr/bin/gedit, 0x1e30, 0 /usr/bin/gedit, 0x1e400, 0 /usr/bin/gedit, 0x1e440, 0 /usr/bin/gedit, 0x1e480, 0 /usr/bin/gedit, 0x1e4c0, 0 /usr/bin/gedit, 0x1e500, 0 /usr/bin/gedit, 0x1e540, 0 /usr/bin/gedit, 0x1e540, 0		Untitled Document 1 S *Untitled Document 1 S aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa	aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa	aaaaaaaa aaaaaaaa aaaaaaaa aaaaaaaa aaaa
/usr/bin/gedit, 0x1e5c0, 0 /usr/bin/gedit, 0x1e600, 0				
	~	Plain Text 🗸 🛛 Tab Width	2 🗸 🛛 Ln 1, Col 275	INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 🗙	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e340, 0 /usr/bin/gedit, 0x1e380, 0 /usr/bin/gedit, 0x1e300, 0 /usr/bin/gedit, 0x1e400, 0 /usr/bin/gedit, 0x1e440, 0 /usr/bin/gedit, 0x1e440, 0 /usr/bin/gedit, 0x1e500, 0 /usr/bin/gedit, 0x1e500, 0 /usr/bin/gedit, 0x1e540, 0 /usr/bin/gedit, 0x1e580, 0 /usr/bin/gedit, 0x1e50, 0 /usr/bin/gedit, 0x1e50, 0 /usr/bin/gedit, 0x1e50, 0		Open • • Save • • • • •Untilled Document 1 × • <td< td=""></td<>
/usr/bin/gedit, 0x1e640, 0		
/usr/bin/gedit, 0x1e680, 1	~	Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 276 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 🗙	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e380, 0 /usr/bin/gedit, 0x1e3c0, 0 /usr/bin/gedit, 0x1e400, 0 /usr/bin/gedit, 0x1e440, 0 /usr/bin/gedit, 0x1e480, 0 /usr/bin/gedit, 0x1e500, 0 /usr/bin/gedit, 0x1e500, 0 /usr/bin/gedit, 0x1e580, 0 /usr/bin/gedit, 0x1e5c0, 0 /usr/bin/gedit, 0x1e600, 0 /usr/bin/gedit, 0x1e600, 0		Open Image: Save <
/usr/bin/gedit, 0x1e680, 1		
/usr/bin/gedit, 0x1e6c0, 0	×	Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 278 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 🗙	📝 *Untitled Document 1 - gedit – 🗆 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e3c0, 0 /usr/bin/gedit, 0x1e400, 0 /usr/bin/gedit, 0x1e440, 0 /usr/bin/gedit, 0x1e440, 0 /usr/bin/gedit, 0x1e500, 0 /usr/bin/gedit, 0x1e500, 0 /usr/bin/gedit, 0x1e520, 0 /usr/bin/gedit, 0x1e520, 0 /usr/bin/gedit, 0x1e50, 0 /usr/bin/gedit, 0x1e600, 0 /usr/bin/gedit, 0x1e640, 0 /usr/bin/gedit, 0x1e640, 1		I aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
/usr/bin/gedit, 0x1e6c0, 0		
/usr/bin/gedit, 0xle700, 0		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 279 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 🗙	📝 *Untitled Document 1 - gedit – 🗆 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e400, 0 /usr/bin/gedit, 0x1e440, 0 /usr/bin/gedit, 0x1e440, 0 /usr/bin/gedit, 0x1e4c0, 0 /usr/bin/gedit, 0x1e500, 0 /usr/bin/gedit, 0x1e500, 0 /usr/bin/gedit, 0x1e5c0, 0 /usr/bin/gedit, 0x1e6c0, 0 /usr/bin/gedit, 0x1e640, 0 /usr/bin/gedit, 0x1e680, 1 /usr/bin/gedit, 0x1e6c0, 0		Open Save Image: I
/usr/bin/gedit, 0x1e700, 0		
/usr/bin/gedit, 0x1e740, 0	~	Plain Text 🗸 Tab Width: 2 🗸 🛛 Ln 1, Col 280 INS

► dgruss@t420dg: sleep 2; ./spy 100 0 – □ ×	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help	File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e440, 0 /usr/bin/gedit, 0x1e480, 0 /usr/bin/gedit, 0x1e4c0, 0 /usr/bin/gedit, 0x1e500, 0 /usr/bin/gedit, 0x1e540, 0 /usr/bin/gedit, 0x1e580, 0 /usr/bin/gedit, 0x1e5c0, 0 /usr/bin/gedit, 0x1e600, 0 /usr/bin/gedit, 0x1e640, 1 /usr/bin/gedit, 0x1e6c0, 0 /usr/bin/gedit, 0x1e6c0, 0 /usr/bin/gedit, 0x1e700, 0	Open Save Undo Image: Comparison of the comp
/usr/bin/gedit, 0x1e780, 15	Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 281 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 🗙	📝 *Untitled Document 1 - gedit – 🗖 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e480, 0 /usr/bin/gedit, 0x1e4c0, 0 /usr/bin/gedit, 0x1e500, 0 /usr/bin/gedit, 0x1e540, 0 /usr/bin/gedit, 0x1e5c0, 0 /usr/bin/gedit, 0x1e5c0, 0 /usr/bin/gedit, 0x1e600, 0 /usr/bin/gedit, 0x1e640, 0 /usr/bin/gedit, 0x1e6c0, 0 /usr/bin/gedit, 0x1e700, 0 /usr/bin/gedit, 0x1e740, 0		Open Save Undo Image: Contract of the contrecontract of the contract of the contract of the contra
/usr/bin/gedit, 0x1e780, 15		
/usr/bin/gedit, 0x1e7c0, 17	~	Plain Text 🗸 Tab Width: 2 🗸 🛛 Ln 1, Col 282 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 🗙	📝 *Untitled Document 1 - gedit – 🗆 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e500, 0 /usr/bin/gedit, 0x1e540, 0 /usr/bin/gedit, 0x1e580, 0 /usr/bin/gedit, 0x1e5c0, 0 /usr/bin/gedit, 0x1e640, 0 /usr/bin/gedit, 0x1e640, 0 /usr/bin/gedit, 0x1e6c0, 0 /usr/bin/gedit, 0x1e700, 0 /usr/bin/gedit, 0x1e740, 0 /usr/bin/gedit, 0x1e740, 15 /usr/bin/gedit, 0x1e760, 15 /usr/bin/gedit, 0x1e7c0, 17	C.	Open Save Image: Comparison of the compar
/usr/bin/gedit, 0x1e800, 5		
/usr/bin/gedit, 0x1e840, 5		Plain Text 🗸 Tab Width: 2 🗸 Ln 1, Col 283 INS

🕒 dgruss@t420dg: sleep 2; ./spy 100	0 – 🗆 🗙	📝 *Untitled Document 1 - gedit – 🗆 🗙
File Edit View Search Terminal Help		File Edit View Search Tools Documents Help
/usr/bin/gedit, 0x1e540, 0 /usr/bin/gedit, 0x1e580, 0 /usr/bin/gedit, 0x1e5c0, 0 /usr/bin/gedit, 0x1e600, 0 /usr/bin/gedit, 0x1e640, 0 /usr/bin/gedit, 0x1e680, 1 /usr/bin/gedit, 0x1e700, 0 /usr/bin/gedit, 0x1e740, 0 /usr/bin/gedit, 0x1e780, 15 /usr/bin/gedit, 0x1e7c0, 17		Open Save Image: Contract of the
/usr/bin/gedit, 0x1e800, 5 /usr/bin/gedit, 0x1e840, 5		
/usr/bin/gedit, 0x1e880, 0		Plain Text 🗸 Tab Width: 2 🗸 🛛 Ln 1, Col 284 INS

Profiling Phase: 1 Event, 1 Address

KEY

n

SSBADDRESS ADDRESS

Profiling Phase: 1 Event, 1 Address



Example: Cache Hit Ratio for (0x7c800, n): 200 / 200

Profiling Phase: All Events, 1 Address



Profiling Phase: All Events, 1 Address




Example: Cache Hit Ratio for (0x7c800, u): 13 / 200

Profiling Phase: All Events, 1 Address



Distinguish n from other keys by monitoring 0x7c800

Profiling Phase: All Events, All Addresses



Exploitation Phase

Monitor addresses from Cache Template

Exploitation Phase

- Monitor addresses from Cache Template
- Report to log file / attacker

Exploitation Phase

- Monitor addresses from Cache Template
- Report to log file / attacker
- Manual analysis of log file
 - Find password in keypress log, etc.

Example Attacks

Attack 1: Keystroke Timings


 Spy on keystroke timings on Linux, Windows and OS X

Attack 1: Keystroke Timings

- Spy on keystroke timings on Linux, Windows and OS X
- Sub-microsecond accuracy


Attack 1: Keystroke Timings

- Spy on keystroke timings on Linux, Windows and OS X
- Sub-microsecond accuracy
- Derive text input from timings



Attack 2: Keylogging

- Linux with GTK: monitor keystrokes of specific keys
- Detect groups of keys
- Some keys distinct



Attack 3: Locate AES T-Tables

AES uses T-Tables (precomputed from S-Boxes)

4 T-Tables

 $T_0 \left[k_{\{0,4,8,12\}} \oplus p_{\{0,4,8,12\}} \right]$ $T_1 \left[k_{\{1,5,9,13\}} \oplus p_{\{1,5,9,13\}} \right]$

...

- If we know which entry of T is accessed, we know the result of $k_i \oplus p_i$.
- Known-plaintext attack (p_i is known) $\rightarrow k_i$ can be determined

Attack 3: Locate AES T-Tables

AES T-Table implementation from OpenSSL 1.0.2

Attack 3: Locate AES T-Tables

- Most addresses in two groups:
 - Cache hit ratio 100% (always cache hits)
 - Cache hit ratio 0% (no cache hits)

Attack 3: Locate AES T-Tables

- Most addresses in two groups:
 - Cache hit ratio 100% (always cache hits)
 - Cache hit ratio 0% (no cache hits)
- One 4096 byte memory block:
 - Cache hit ratio of 92%
 - Cache hits depend on key value and plaintext value
 - The T-Tables

- Known-plaintext attack
- Events: encryption with only one fixed key byte


- Known-plaintext attack
- Events: encryption with only one fixed key byte
- Profile each event

- Known-plaintext attack
- Events: encryption with only one fixed key byte
- Profile each event
- Exploitation phase:
 - Eliminate key candidates

- Known-plaintext attack
- Events: encryption with only one fixed key byte
- Profile each event
- Exploitation phase:
 - Eliminate key candidates
 - Reduction of key space in first-round attack:
 - 64 bits after 16–160 encryptions

- Known-plaintext attack
- Events: encryption with only one fixed key byte
- Profile each event
- Exploitation phase:
 - Eliminate key candidates
 - Reduction of key space in first-round attack:
 - 64 bits after 16–160 encryptions
 - State of the art: full key recovery after 30000 encryptions

Attack 4: AES T-Table Template



(transposed)

- Novel technique to find any cache side-channel leakage
 - Attacks
 - Detect vulnerabilities

- Novel technique to find any cache side-channel leakage
 - Attacks
 - Detect vulnerabilities
- Works on virtually all Intel CPUs
- Works even with unknown binaries

- Novel technique to find any cache side-channel leakage
 - Attacks
 - Detect vulnerabilities
- Works on virtually all Intel CPUs
- Works even with unknown binaries
- Marks a change of perspective:

- Novel technique to find any cache side-channel leakage
 - Attacks
 - Detect vulnerabilities
- Works on virtually all Intel CPUs
- Works even with unknown binaries
- Marks a change of perspective:
 - Large scale analysis of binaries
 - Large scale automated attacks

- 1. Quick Start
- 2. Measuring and exploiting timing leakage
- 3. CPU caches
- 4. Cache attacks
- 5. Cache covert channels
- 6. Cache template attacks
- 7. Page Deduplication Attacks
- 8. Bitflips!
- 9. How to exploit bit flips?
- 10. How to mitigate Rowhammer?

Yet another cache: Linux page cache


- Files buffered page-wise in "page cache"
- Lower access time for frequently accessed data


Yet another cache: Linux page cache


- Files buffered page-wise in "page cache"
- Lower access time for frequently accessed data
- Use up all the memory
- Pages are freed on demand
- Deduplicate pages (copy-on-write)





Physical Address Space






































Write vs. Copy-on-Write


- Regular write access
- Write access with copy-on-write pagefault
- Clearly distinguishable


 $< 0.2 \mu s$ $> 3.0 \mu s$


















































Page Deduplication (without fork)


Deduplication between processes:


1. in same OS instance (Android, Windows)


2. in different VMs (KVM, VMWare, ...)


Page Deduplication (without fork)


- Deduplication between processes:
 - 1. in same OS instance (Android, Windows)
 - 2. in different VMs (KVM, VMWare, ...)
- Code pages, data pages even kernel pages
- Time until deduplication 2-45 minutes
 - depends on system configuration






































































80















80













80























What can be attacked?

- Detect binary versions in co-located VMs
- Detect downloaded image in Firefox under certain conditions
- \rightarrow Attacks on hypervisors
 - Native code only

Suzaki et al. 2011; Owens and Wang 2011; J. Xiao et al. 2013; J. Xiao et al. 2012

What can be attacked?

- Detect CSS files and images of opened websites
 - Chrome, Firefox and Internet Explorer
- Perform the attack in JavaScript
- $\rightarrow\,$ Attacks on KVM, Windows 8.1 and Android

Attacking Browsers

- Images and CSS files are page-aligned in memory
- Load them into memory for all websites of interest
- Detect deduplication
- \rightarrow Malicious ad networks: alternative to tracking pixels?

Detect Image (Native, Cross-VM, KVM)



Challenges of JavaScript-based attacks


- No cycle counting (rdtsc)
- No access to virtual addresses

Page Deduplication Attacks in JavaScript

Only require microsecond accuracy

- performance.now() is accurate enough
- Can even work with millisecond accuracy
 - Accumulate time difference
 - Only possible with enough image/CSS data
- Large typed arrays are allocated page-aligned

Detect Image (JavaScript, Cross-VM, KVM)



Detection of Open Websites

- Attacker chosen set of websites
- Load website images and CSS files into arrays
- Reuse HTTP headers of system under attack

Countermeasures

JavaScript:

- Reduce timer accuracy?
- Prevent page-aligned arrays?
- Website diversification?
- Prevent control over full pages
 - Every *n*-th byte not part of JavaScript array

Countermeasures

JavaScript:

- Reduce timer accuracy?
- Prevent page-aligned arrays?
- Website diversification?
- Prevent control over full pages
 - Every *n*-th byte not part of JavaScript array


Generic:


Disable page deduplication (for writable pages)


- 1. Quick Start
- 2. Measuring and exploiting timing leakage
- 3. CPU caches
- 4. Cache attacks
- 5. Cache covert channels
- 6. Cache template attacks
- 7. Page Deduplication Attacks
- 8. Bitflips!
- 9. How to exploit bit flips?
- 10. How to mitigate Rowhammer?












- bits in cells in rows
- access: activate row, copy to row buffer


How reading from DRAM works

DRAM bank






CPU wants to access row 1



CPU wants to access row 1 \rightarrow row 1 activated


DRAM bank





CPU wants to access row 1 \rightarrow row 1 activated

 \rightarrow row 1 copied to row buffer




CPU wants to access row 1

- \rightarrow row 1 activated
- \rightarrow row 1 copied to row buffer


DRAM bank





CPU wants to access row 2


DRAM bank



CPU wants to access row 2 \rightarrow row 2 activated


DRAM bank





CPU wants to access row 2

- \rightarrow row 2 activated
- \rightarrow row 2 copied to row buffer




CPU wants to access row 2

- ightarrow row 2 activated
- \rightarrow row 2 copied to row buffer



DRAM bank




CPU wants to access row 2

- ightarrow row 2 activated
- \rightarrow row 2 copied to row buffer

 \rightarrow slow (row conflict)

DRAM bank






CPU wants to access row 2-again

DRAM bank





CPU wants to access row 2—again \rightarrow row 2 already in row buffer

DRAM bank (Intel) return row buffer

CPU wants to access row 2—again \rightarrow row 2 already in row buffer

DRAM bank




	_						_						
1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1
				r	٥v	v k	วน	ffe	er				

CPU wants to access row 2—again \rightarrow row 2 already in row buffer \rightarrow fast (row hit)

DRAM bank





row buffer = cache

DRAM refresh

- cells leak \rightarrow repetitive refresh necessary
- refresh \approx reading (destructive) + writing same data again
- maximum interval between refreshes to guarantee data integrity


94

DRAM refresh

- cells leak \rightarrow repetitive refresh necessary
- refresh \approx reading (destructive) + writing same data again
- maximum interval between refreshes to guarantee data integrity
- $\hfill \ensuremath{\,^\circ}$ cells leak faster upon proximate accesses \rightarrow Rowhammer

94


"It's like breaking into an apartment by repeatedly slamming a neighbor's door until the vibrations open the door you were after" – Motherboard Vice




DRAM bank

row buffer


"It's like breaking into an apartment by repeatedly slamming a neighbor's door until the vibrations open the door you were after" – Motherboard Vice




"It's like breaking into an apartment by repeatedly slamming a neighbor's door until the vibrations open the door you were after" – Motherboard Vice




"It's like breaking into an apartment by repeatedly slamming a neighbor's door until the vibrations open the door you were after" – Motherboard Vice



"It's like breaking into an apartment by repeatedly slamming a neighbor's door until the vibrations open the door you were after" – Motherboard Vice



"It's like breaking into an apartment by repeatedly slamming a neighbor's door until the vibrations open the door you were after" – Motherboard Vice




Requirements


Memory accesses must be

- uncached: reach DRAM
- fast: race against the next row refresh
- targeted: reach specific row


How do we get enough uncached accesses?




only non-cached accesses reach DRAM



- only non-cached accesses reach DRAM
- either remove data from cache




- only non-cached accesses reach DRAM
- either remove data from cache
- or don't put it there in the first place





- only non-cached accesses reach DRAM
- either remove data from cache
- or don't put it there in the first place
- $\rightarrow\,$ next access will be served from DRAM


Access techniques

- 1. clflush instruction \rightarrow original paper (Kim et al. 2014)
- 2. cache eviction (Gruss, Maurice, and Mangard 2016; Aweke et al. 2016)
- 3. non-temporal accesses (Qiao and Seaborn 2016)
- 4. uncached memory (Veen et al. 2016)













DRAM bank


Daniel Gruss, Graz University of Technology October 13, 2017 — QSP Lab


























How widespread is the issue?

DDR3:

- Kim et al.: 110/129 modules from 3 vendors, all but 3 since mid-2011
- Seaborn and Dullien: 15/29 laptops

DDR4 believed to be safe:

• we showed bit flips (Pessl et al. 2016)




Figure: *

Flush, reload, flush, reload...


- the core of Rowhammer is essentially a Flush+Reload loop
- as much an attack on DRAM as on cache

• idea: avoid clflush to be independent of specific instructions


ightarrow no clflush in JavaScript


- idea: avoid clflush to be independent of specific instructions
 - \rightarrow no clflush in JavaScript
- our approach: use regular memory accesses for eviction
 - \rightarrow techniques from cache attacks!


- idea: avoid clflush to be independent of specific instructions
 - \rightarrow no clflush in JavaScript
- our approach: use regular memory accesses for eviction
 - \rightarrow techniques from cache attacks!
 - \rightarrow Rowhammer, Prime+Probe style!





































Cache eviction strategies

Not as simple as that \rightarrow replacement policy is not LRU

Cache eviction strategies


Not as simple as that \rightarrow replacement policy is not LRU



ightarrow fast and effective on Haswell: eviction rate >99.97%

Cache eviction strategies


Not as simple as that \rightarrow replacement policy is not LRU



ightarrow fast and effective on Haswell: eviction rate >99.97%

 \rightarrow we evaluated 10 000+ strategies to find the best one

Hammering with cache eviction on Haswell



- non-temporal accesses: data accessed just once, not in the future
- NTA instructions \rightarrow bypass cache to minimize cache pollution

- non-temporal accesses: data accessed just once, not in the future
- NTA instructions \rightarrow bypass cache to minimize cache pollution
- NT stores to 1 address are combined at WC buffer
- $\hfill \ensuremath{\,\bullet\)}$ only last write goes to DRAM \rightarrow rate not sufficient

- non-temporal accesses: data accessed just once, not in the future
- NTA instructions \rightarrow bypass cache to minimize cache pollution
- NT stores to 1 address are combined at WC buffer
- $\hfill \ensuremath{\,\bullet\)}$ only last write goes to DRAM \rightarrow rate not sufficient
- following cached access to same address

begin:

movnti %eax, (X)
movnti %eax, (Y)
mov %eax, (X)
mov %eax, (Y)
jmp begin

Sometimes, everything fails,

Sometimes, everything fails, e.g., on mobile devices

Sometimes, everything fails, e.g., on mobile devices

ARMv7 flush instruction is privileged

Sometimes, everything fails, e.g., on mobile devices

- ARMv7 flush instruction is privileged
- cache eviction seems to be too slow

#4 Hammering with uncached memory

Sometimes, everything fails, e.g., on mobile devices

- ARMv7 flush instruction is privileged
- cache eviction seems to be too slow
- ARMv8 non-temporal stores are still cached in practice

#4 Hammering with uncached memory

- ION: memory management since Android 4.0
- apps can use /dev/ion for uncached, physically contiguous memory
- no privilege and no permission needed

How do we target accesses?

Physical addresses and DRAM

- fixed map: physical addresses \rightarrow DRAM cells
- undocumented for Intel
- reverse-engineering for Sandy Bridge (Seaborn 2015)
- and by us for Sandy, Ivy, Haswell, Skylake, ... (Pessl et al. 2016)
- using the timing difference between row hits and row conflicts

Rowhammer preparations

For starting it's easier with an empty file cache

sync && echo 3 | sudo tee /proc/sys/vm/drop_caches

and swap disabled

sudo swapoff -a

and with full CPU speed

sudo cpupower -c all set -b 0

How do I reverse my own DRAM?

https://github.com/IAIK/DRAMA

- taskset 0x4 sudo ./measure -p 0.5 -s 16
 # taskset core for stability
 # sudo for pagemap access
- # -p 0.5 allocate 50% of memory, the more the better
- # -s I expect at least 16 sets (I have 32)

How do I flip bits?

https://github.com/IAIK/rowhammerjs

Copy functions from measure result

```
make ivy # or your microarchitecture
sudo ./rowhammer-ivy -d 2
# sudo for pagemap
# -d 2, for 2 DIMMs
sudo ./rowhammer-ivy -d 2 -f 0
# -f 0, only test offset 0 of every row
```

www.tugraz.at

Demo


Demo!

idea: avoid clflush to be independent of specific instructions
 → no clflush in JavaScript


- idea: avoid clflush to be independent of specific instructions
 → no clflush in JavaScript
- our approach: use regular memory accesses for eviction
 - \rightarrow techniques from cache attacks!

- idea: avoid clflush to be independent of specific instructions
 → no clflush in JavaScript
- our approach: use regular memory accesses for eviction
 - \rightarrow techniques from cache attacks!
 - \rightarrow Rowhammer, Prime+Probe style!






DRAM bank





DRAM bank




DRAM bank




DRAM bank





DRAM bank






DRAM bank






Daniel Gruss, Graz University of Technology October 13, 2017 — QSP Lab

118





Requirements for Rowhammer

- 1. uncached memory accesses: need to reach DRAM
- 2. fast memory accesses: race against the next row refresh

Requirements for Rowhammer

- 1. uncached memory accesses: need to reach DRAM
- 2. fast memory accesses: race against the next row refresh
- ightarrow optimize the eviction rate and the timing

- 1. how to get accurate timing in JS?
- 2. how to get physical addresses in JS?
- 3. which physical addresses to access?
- 4. in which order to access them?

- 1. how to get accurate timing in JS? \rightarrow easy
- 2. how to get physical addresses in JS?
- 3. which physical addresses to access?
- 4. in which order to access them?

- 1. how to get accurate timing in JS? \rightarrow easy
- 2. how to get physical addresses in JS? \rightarrow easy
- 3. which physical addresses to access?
- 4. in which order to access them?

- 1. how to get accurate timing in JS? \rightarrow easy
- 2. how to get physical addresses in JS? \rightarrow easy
- 3. which physical addresses to access? \rightarrow already solved
- 4. in which order to access them?

- 1. how to get accurate timing in JS? \rightarrow easy
- 2. how to get physical addresses in JS? \rightarrow easy
- 3. which physical addresses to access? \rightarrow already solved
- 4. in which order to access them? \rightarrow already earlier today

Challenge #1: accurate timing in JavaScript?

native code: rdtsc

JavaScript: window.performance.now()

Challenge #1: accurate timing in JavaScript?

- native code: rdtsc
- JavaScript: window.performance.now()
- recent patch: time rounded to 5 microseconds
- still works: we measure millions of accesses

Challenge #2: physical addresses and JavaScript

- OS optimization: use 2MB pages
- last 21 bits (2MB) of physical address
- I ast 21 bits (2MB) of virtual address

Challenge #2: physical addresses and JavaScript

- OS optimization: use 2MB pages
- last 21 bits (2MB) of physical address
- Iast 21 bits (2MB) of virtual address
- I ast 21 bits (2MB) of JS array indices Gruss, Bidner, et al. 2015

Challenge #2: physical addresses and JavaScript

- OS optimization: use 2MB pages
- last 21 bits (2MB) of physical address
- Iast 21 bits (2MB) of virtual address
- I ast 21 bits (2MB) of JS array indices Gruss, Bidner, et al. 2015
- several DRAM rows per 2MB page
- several congruent addresses per 2MB page


Challenge #3: physical addresses and DRAM

- fixed map: physical addresses \rightarrow DRAM cells
- undocumented for Intel CPUs
- reverse-engineered for Sandy Bridge Seaborn 2015
- and by us for Sandy, Ivy, Haswell, Skylake, ... Pessl et al. 2016

Challenge #3: physical addresses and cache sets

- fixed map: physical addresses \rightarrow cache sets
- undocumented for Intel CPUs but reverse-engineered Maurice, Le Scouarnec, et al. 2015

Challenge #4: replacement policy



\rightarrow fast and effective on Haswell: eviction rate ${>}99.97\%$

Cache eviction strategy: New representation

represent accesses as a sequence of numbers: 1, 2, 1, 2, 2, 3, 2, 3, 3, 4, 3, 4, ...

- can be a long sequence
- all congruent addresses are indistinguishable w.r.t eviction strategy


Cache eviction strategy: New representation


represent accesses as a sequence of numbers: 1, 2, 1, 2, 2, 3, 2, 3, 3, 4, 3, 4, ...


- can be a long sequence
- all congruent addresses are indistinguishable w.r.t eviction strategy
- ightarrow adding more unique addresses can increase eviction rate
- \rightarrow multiple accesses to one address can increase the eviction rate
 - $\hfill \$ indistinguishable $\rightarrow \hfill \$ halanced number of accesses

Write eviction strategies as: *P*-*C*-*D*-*L*-*S*

S: total number of different addresses (= set size)







$$\bullet P-2-2-1-4 \to 1, 2, 1, 2, 2, 3, 2, 3, 3, 4, 3, 4$$

•
$$P - 2 - 2 - 1 - 4 \rightarrow 1, 2, 1, 2, 2, 3, 2, 3, 3, 4, 3, 4$$

•
$$P - 2 - 2 - 1 - 4 \rightarrow 1, 2, 1, 2, 2, 3, 2, 3, 3, 4, 3, 4$$

•
$$P-2-2-1-4 \rightarrow 1, 2, 1, 2, 2, 3, 2, 3, 3, 4, 3, 4$$


 $D=2$

•
$$P - 2 - 2 - 1 - 4 \rightarrow 1, 2, 1, 2, 2, 3, 2, 3, 3, 4, 3, 4$$

 $D = 2$ $C = 2$

•
$$P - 2 - 2 - 1 - 4 \rightarrow 1, 2, 1, 2, 2, 3, 2, 3, 3, 4, 3, 4$$

 $L = 1$
 $D = 2$
 $C = 2$



• P-1-1-1-4 \rightarrow 1, 2, 3, 4 \rightarrow LRU eviction with set size 4

We evaluated more than 10000 strategies...¹

strategy	# accesses	eviction rate	loop time
<i>P</i> -1-1-17	17		
<i>P</i> -1-1-20	20		

-

strategy	# accesses	eviction rate	loop time
<i>P</i> -1-1-17	17	74.46% 🗡	
<i>P</i> -1-1-20	20	99.82% 🗸	

strategy	# accesses	eviction rate	loop time
<i>P</i> -1-1-17	17	74.46% 🗡	307 ns 🗸
<i>P</i> -1-1-20	20	99.82% 🗸	934 ns 🗡

strategy	# accesses	eviction rate	loop time
<i>P</i> -1-1-17	17	74.46% 🗡	307 ns 🗸
<i>P</i> -1-1-20	20	99.82% 🗸	934 ns 🗡
P-2-1-1-17	34		

strategy	# accesses	eviction rate	loop time
<i>P</i> -1-1-17	17	74.46% 🗡	307 ns 🗸
<i>P</i> -1-1-20	20	99.82% 🗸	934 ns 🗡
P-2-1-1-17	34	99.86% 🗸	

We evaluated more than 10000 strategies...¹

strategy	# accesses	eviction rate	loop time
<i>P</i> -1-1-17	17	74.46% 🗡	307 ns 🗸
<i>P</i> -1-1-20	20	99.82% 🗸	934 ns 🗡
P-2-1-1-17	34	99.86% 🗸	191 ns 🗸

-

strategy	# accesses	eviction rate	loop time
<i>P</i> -1-1-17	17	74.46% 🗡	307 ns 🗸
<i>P</i> -1-1-20	20	99.82% 🗸	934 ns 🗡
P-2-1-1-17	34	99.86% 🗸	191 ns 🗸
<i>P</i> -2-2-1-17	64		

strategy	# accesses	eviction rate	loop time
<i>P</i> -1-1-17	17	74.46% 🗡	307 ns 🗸
<i>P</i> -1-1-20	20	99.82% 🗸	934 ns 🗡
P-2-1-1-17	34	99.86% 🗸	191 ns 🗸
<i>P</i> -2-2-1-17	64	99.98% 🗸	

strategy	# accesses	eviction rate	loop time
<i>P</i> -1-1-17	17	74.46% 🗡	307 ns 🗸
<i>P</i> -1-1-20	20	99.82% 🗸	934 ns 🗡
P-2-1-1-17	34	99.86% 🗸	191 ns 🗸
<i>P</i> -2-2-1-17	64	99.98% 🗸	180 ns 🗸

We evaluated more than 10000 strategies...¹

strategy	# accesses	eviction rate	loop time
<i>P</i> -1-1-17	17	74.46% 🗡	307 ns 🗸
<i>P</i> -1-1-20	20	99.82% 🗸	934 ns 🗡
P-2-1-1-17	34	99.86% 🗸	191 ns 🗸
<i>P</i> -2-2-1-17	64	99.98% 🗸	180 ns 🗸

 \rightarrow more accesses, smaller execution time?

P-1-1-1-17 (17 accesses, 307ns)

P-2-1-1-17 (34 accesses, 191ns)

P-1-1-1-17 (17 accesses, 307ns)



Miss (intended)

P-2-1-1-17 (34 accesses, 191ns)



P-1-1-17 (17 accesses, 307ns)



P-2-1-1-17 (34 accesses, 191ns)



P-1-1-1-17 (17 accesses, 307ns)



P-2-1-1-17 (34 accesses, 191ns)



P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	H		Miss	
--------------------	--------------------	---	--	------	--

P-2-1-1-17 (34 accesses, 191ns)



P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	н	Miss	
--------------------	--------------------	---	------	--

P-2-1-1-17 (34 accesses, 191ns)



P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	н	Miss
--------------------	--------------------	---	------


P-2-1-1-17 (34 accesses, 191ns)



P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	н	Miss
--------------------	--------------------	---	------

P-2-1-1-17 (34 accesses, 191ns)



P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	н	Miss
--------------------	--------------------	---	------

P-2-1-1-17 (34 accesses, 191ns)



P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	H		Miss	
--------------------	--------------------	---	--	------	--

P-2-1-1-17 (34 accesses, 191ns)

Miss (intended)	Miss (intended)	н	н	н	н	н	н	н
--------------------	--------------------	---	---	---	---	---	---	---

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	н	Miss
--------------------	--------------------	---	------

P-2-1-1-17 (34 accesses, 191ns)

Miss (intended)	Miss (intended)	н	н	н	н	н	н	н	н
--------------------	--------------------	---	---	---	---	---	---	---	---

P-1-1-1-17 (17 accesses, 307ns)

Miss Miss (intended) (intended)	н	Miss	Miss	
------------------------------------	---	------	------	--

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (intended) (intended)	H	ннн	ннн	H	Miss
------------------------------------	---	-----	-----	---	------

P-1-1-1-17 (17 accesses, 307ns)

Miss Miss (intended) (intended)	н	Miss	Miss	
------------------------------------	---	------	------	--

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (intended) (intended)	н	(H	н	+	н	н	н	Miss	ŀ
------------------------------------	---	----	---	---	---	---	---	------	---

P-1-1-1-17 (17 accesses, 307ns)

Miss Miss (intended) (intended)	н	Miss	Miss	
------------------------------------	---	------	------	--

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (intended) (intended)	нининин	Miss HI
------------------------------------	---------	---------

P-1-1-1-17 (17 accesses, 307ns)

Miss Miss (intended) (intended)	н	Miss	Miss	
------------------------------------	---	------	------	--

P-2-1-1-17 (34 accesses, 191ns)

Miss (intended)	Miss (intended)	H	41+		11	ł	н	н	н	Miss		н	н		
--------------------	--------------------	---	-----	--	----	---	---	---	---	------	--	---	---	--	--

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended) (i	Miss intended)	-	Miss	Miss	Miss
-----------------------	-------------------	---	------	------	------

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (intended) (intended)	нынынын	Miss	нын
------------------------------------	---------	------	-----

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended) (i	Miss intended)	-	Miss	Miss	Miss
-----------------------	-------------------	---	------	------	------

P-2-1-1-17 (34 accesses, 191ns)

Miss (intended)	Miss (intended)	ныныныны	Miss	нынын
--------------------	--------------------	----------	------	-------

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended) (i	Miss intended)	-	Miss	Miss	Miss
-----------------------	-------------------	---	------	------	------

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss HHHHHHHH	H Miss HHHHHH
--------------------	---------------

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended) (i	Miss intended)	-	Miss	Miss	Miss
-----------------------	-------------------	---	------	------	------

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss Hindelbellellellellellellellellellellellelle	ннннн
--	-------

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended) (i	Miss intended)	-	Miss	Miss	Miss
-----------------------	-------------------	---	------	------	------

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (intended) HiHHHHHH Miss HHHHHHH	
--	--

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	Miss	Miss	Miss	н
--------------------	--------------------	------	------	------	---

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (intended) (intended)	HIHHHHHHH Miss	HHHHHHH Miss
------------------------------------	----------------	--------------

P-1-1-1-17 (17 accesses, 307ns)

Miss I (intended) (int	Miss lended) H	Miss	Miss	Miss	н	Miss
---------------------------	-------------------	------	------	------	---	------

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (intended) (intended)	HIHHHHHHH Miss	HHHHHHH Miss
------------------------------------	----------------	--------------

P-1-1-1-17 (17 accesses, 307ns)

Miss I (intended) (int	Miss lended) H	Miss	Miss	Miss	н	Miss
---------------------------	-------------------	------	------	------	---	------

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (intended) (intended)	нынынын	Miss HHHHHHHH	Miss H
------------------------------------	---------	---------------	--------

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	н	Miss	Miss	Miss	н	Miss
--------------------	--------------------	---	------	------	------	---	------

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (intended) (intended)	нөнөнөн	Miss HHH	нннн	Miss HH
------------------------------------	---------	----------	------	---------

P-1-1-1-17 (17 accesses, 307ns)

Miss I (intended) (int	Miss lended) H	Miss	Miss	Miss	н	Miss
---------------------------	-------------------	------	------	------	---	------

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss H (intended) (intended)	HHHHHHH Miss	нынынын	Miss HIHH
--------------------------------------	--------------	---------	-----------

P-1-1-1-17 (17 accesses, 307ns)

	Miss (intended)	Miss (intended)	н	Miss	Miss	Miss	н	Miss	
--	--------------------	--------------------	---	------	------	------	---	------	--

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (intended) (intended)	нынынын	Miss HHHHHHHH	H Miss HHHH
------------------------------------	---------	---------------	-------------

P-1-1-1-17 (17 accesses, 307ns)

	Miss (intended)	Miss (intended)	н	Miss	Miss	Miss	н	Miss	
--	--------------------	--------------------	---	------	------	------	---	------	--

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (intended) (intended)	нынынын	Miss	нынынын	Miss HHHHH
------------------------------------	---------	------	---------	------------

P-1-1-1-17 (17 accesses, 307ns)

	Miss (intended)	Miss (intended)	н	Miss	Miss	Miss	н	Miss	
--	--------------------	--------------------	---	------	------	------	---	------	--

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (intended) (intended)	нөнөнөн	Miss	нынынын	Miss	ныныны
------------------------------------	---------	------	---------	------	--------

P-1-1-1-17 (17 accesses, 307ns)

Miss Miss (intended) (intended)	ŀ	Miss	Miss	Miss	н	Miss	Miss
------------------------------------	---	------	------	------	---	------	------

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (intended) (intended)	ннининин	Miss HHHHH	HHHH Miss	в нинини
------------------------------------	----------	------------	-----------	----------

P-1-1-1-17 (17 accesses, 307ns)

Miss Miss (intended) (intended)	ŀ	Miss	Miss	Miss	н	Miss	Miss
------------------------------------	---	------	------	------	---	------	------

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (intended) (intended)	нынынын м	ss HHHHHHHHH	Miss HHHHHHHH
------------------------------------	-----------	--------------	---------------

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	Miss	Miss	Miss	н	Miss	Miss	Miss
--------------------	--------------------	------	------	------	---	------	------	------

P-2-1-1-17 (34 accesses, 191ns)

Miss I (intended) (int	Miss tended)	Miss HH	өннөнөн	Miss HIHHHHHHH	Miss
---------------------------	-----------------	---------	---------	----------------	------

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	н	Miss	Miss	Miss	н	Miss	Miss	Miss
--------------------	--------------------	---	------	------	------	---	------	------	------

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (Intended) HHHHHHHHH	Miss HHHHHHHH Miss	HHHHHHH Miss
--------------------------------	--------------------	--------------

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	н	Miss	Miss	Miss	н	Miss	Miss	Miss
--------------------	--------------------	---	------	------	------	---	------	------	------

P-2-1-1-17 (34 accesses, 191ns)

Miss Mis (intended) (intend	ss ded) HHHHHHHH M	iss HHHHHHHH	Miss HHHHHHHH	Miss HH
--------------------------------	-----------------------	--------------	---------------	---------

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	н	Miss	Miss	Miss	н	Miss	Miss	Miss
--------------------	--------------------	---	------	------	------	---	------	------	------

P-2-1-1-17 (34 accesses, 191ns)

Miss Miss (intended) HHHHHHHHH	Miss HHHHHHHH Miss	нанана	Miss HHH
--------------------------------	--------------------	--------	----------

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	н	Miss	Miss	Miss	н	Miss	Miss	Miss
--------------------	--------------------	---	------	------	------	---	------	------	------

P-2-1-1-17 (34 accesses, 191ns)

Miss (intended)	Miss (intended)	нынн	ннн	Miss	нннннн	Miss	нөнөнөн	Miss HHHH
--------------------	--------------------	------	-----	------	--------	------	---------	-----------

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	н	Miss	Miss	Miss	н	Miss	Miss	Miss
--------------------	--------------------	---	------	------	------	---	------	------	------

P-2-1-1-17 (34 accesses, 191ns)

Miss (intended) (in	Miss intended)	Miss HHHHHHHH	Miss HIHHHHHHH	Miss HHHHH
------------------------	-------------------	---------------	----------------	------------

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	Miss	Miss	Miss	н	Miss	Miss	Miss	н
--------------------	--------------------	------	------	------	---	------	------	------	---

P-2-1-1-17 (34 accesses, 191ns)

P-1-1-1-17 (17 accesses, 307ns)

(ir	Miss tended)	Miss (intended)	H Miss	Miss	Miss	H Miss	Miss	Miss	H Miss	
-----	-----------------	--------------------	--------	------	------	--------	------	------	--------	--

P-2-1-1-17 (34 accesses, 191ns)

Miss (intended) HHHHHHHHH	Miss HHHHHHHH Miss	ннынынын Miss нынын
------------------------------	--------------------	---------------------

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	н	Miss	Miss	Miss	н	Miss	Miss	Miss	н	Miss	Miss	
--------------------	--------------------	---	------	------	------	---	------	------	------	---	------	------	--

P-2-1-1-17 (34 accesses, 191ns)

Miss (intended)	Miss (intended)	нөнөнөн	Miss HHHHHHHH	Miss HHHHHHHH	Miss HIHHHH
--------------------	--------------------	---------	---------------	---------------	-------------

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	H Miss	Miss	Miss	H Miss	Miss	Miss	H Miss	Miss	Miss	
--------------------	--------------------	--------	------	------	--------	------	------	--------	------	------	--

P-2-1-1-17 (34 accesses, 191ns)

Miss (intended)	Miss (intended)	нынынын	Miss HHHHHHHH	Miss HHHHHHHH	Miss HHHHH
--------------------	--------------------	---------	---------------	---------------	------------

P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	H Miss	Miss	Miss	н	Miss	Miss	Miss	H Miss	Miss	Miss	н
--------------------	--------------------	--------	------	------	---	------	------	------	--------	------	------	---

P-2-1-1-17 (34 accesses, 191ns)

Miss (intended)	Miss (intended)	нынынын	Miss HHHHHHHH	Miss HHHHHHHH	Miss HHHHH
--------------------	--------------------	---------	---------------	---------------	------------

P-1-1-1-17 (17 accesses, 307ns)

Miss Miss (intended) H Miss Miss	Miss H Miss Miss	Miss H Miss Miss	Miss H Miss
----------------------------------	------------------	------------------	-------------

P-2-1-1-17 (34 accesses, 191ns)

Miss (intended)	Miss (intended)	нынынын	Miss HHHHHHHH	Miss HHHHHHHH	Miss HHHHH
--------------------	--------------------	---------	---------------	---------------	------------


P-1-1-1-17 (17 accesses, 307ns)

Miss (intended)	Miss (intended)	H Miss	Miss	Miss	H Miss	Miss	Miss	H Miss	Miss	Miss	H Miss	Miss	
--------------------	--------------------	--------	------	------	--------	------	------	--------	------	------	--------	------	--


P-2-1-1-17 (34 accesses, 191ns)

Miss (intended)	Miss (intended)	нынынын	Miss HHHHHHHH	Miss HHHHHHHH	Miss HHHHH
--------------------	--------------------	---------	---------------	---------------	------------

Execution time vs. bit flips



Eviction rate vs. bit flips



 \rightarrow high eviction rate is better. Average: 73.96%.

Eviction strategies on Haswell

Table: The fastest 5 eviction strategies with an eviction rate above 99.75% compared to clflush and LRU eviction on Haswell.

C	D	L	S	Accesses	Hits	Misses	Time (ns)	Eviction
-	-	-	-	-	2	2	60	99.9999%
5	2	2	18	90	34	4	179	99.9624%
2	2	1	17	64	35	5	180	99.9820%
2	1	1	17	34	47	5	191	99.8595%
6	2	2	18	108	34	5	216	99.9365%
1	1	1	17	17	96	13	307	74.4593%
4	2	2	20	80	41	23	329	99.7800%
1	1	1	20	20	187	78	934	99.8200%

Evaluation on Haswell




Figure: Number of bit flips within 15 minutes.

Daniel Gruss, Graz University of Technology October 13, 2017 — QSP Lab

- 1. Quick Start
- 2. Measuring and exploiting timing leakage
- 3. CPU caches
- 4. Cache attacks
- 5. Cache covert channels
- 6. Cache template attacks
- 7. Page Deduplication Attacks
- 8. Bitflips!
- 9. How to exploit bit flips?


10. How to mitigate Rowhammer?


How to exploit random bit flips?


- They are not random \rightarrow highly reproducible flip pattern!
 - 1. choose a data structure that you can place at arbitrary memory locations
 - 2. scan for "good" flips
 - 3. place data structure there
 - 4. trigger bit flip again

Strategy: Modify instructions

- idea from Seaborn and Dullien 2015
- x86 op codes are variable length
 - unsafe op codes (syscall) ∈ safe but long multi-byte op codes
 - only a problem with jumps to arbitrary addresses
- flip a bit in a validated NaCl instruction sequence
 - \blacksquare safe + validated jump \rightarrow arbitrary jump














Each 4 KB page table consists of 512 such entries






















Row 0

Row 23




Row 0

Row 23




Row 0

Row 23




Row 0

Row 23



Row 0


Row 23



Row 0


Row 23

Release page with flip




Row 0

Release page with flip




Row 0

Fill all remaining memory with page tables





Row 0


Fill all remaining memory with page tables



Row 0







Strategy: Flipping Page Table PPN bits

- 1. scan for flips
- 2. exhaust or massage memory to place a page table at target location
- 3. gain access to your own page table \rightarrow kernel privileges


Flipping Page Table PPN bits

- idea from Seaborn and Dullien 2015
- same idea applied in several other works:
 - Rowhammer.js (Gruss, Maurice, and Mangard 2016)
 - One bit flips, one cloud flops (Y. Xiao et al. 2016)
 - Drammer (Veen et al. 2016)

Post-Rowhammer Exploitation


- scan entire physical memory (very fast) and:
 - modify binary pages executed in root privileges (Y. Xiao et al. 2016)
 - modify credential structs (Veen et al. 2016)
 - read keys (Y. Xiao et al. 2016)
 - corrupt RSA signatures (Bhattacharya and Mukhopadhyay 2016)
 - modify certificates
 - configurations
 - etc.
- pages are pretty unique: 32768 bits per page

Bit Flips + Page Deduplication



Row 0

Bit Flips + Page Deduplication




Row 0

Row 23

Page with bit flip is filled with target content


Bit Flips + Page Deduplication



Row 0


Row 23

OS or hypervisor searches for duplicate pages




Row 0

Row 23




Row 0

Row 23




Row 0

Row 23




Row 0

Row 23




Row 0

Row 23




Row 0

Row 23



Row 0


Row 23



Row 0

Row 23

Hammer again + flip again



Row 0

Row 23

Strategy: Flipping in Deduplicated Pages

- 1. scan for flips
- 2. place content for deduplication so that flip can be exploited
- 3. perform the bit change through Rowhammer

Flipping in Deduplicated Pages

- idea from Bosman et al. 2016
 - change data type (double \rightarrow pointer)
 - change pointer to good object \rightarrow counterfeit object
- and from Razavi et al. 2016
 - corrupt authorized SSH keys
 - corrupt Debian update URLs + RSA public key file

149

- 1. Quick Start
- 2. Measuring and exploiting timing leakage
- 3. CPU caches
- 4. Cache attacks
- 5. Cache covert channels
- 6. Cache template attacks
- 7. Page Deduplication Attacks
- 8. Bitflips!
- 9. How to exploit bit flips?

10. How to mitigate Rowhammer?

Mitigations

Different mitigations have been proposed:

- detection vs prevention
- software vs hardware
- short-term vs long-term

no clflush instruction

- no clflush instruction \rightarrow Rowhammer.js

- no clflush instruction \rightarrow Rowhammer.js
- increase the refresh rate

- no clflush instruction \rightarrow Rowhammer.js
- increase the refresh rate
 - \rightarrow would need to be increased by 7× to eliminate all bit flips




Figure: *

Errors depending on refresh interval (Kim et al.

0044)

- no clflush instruction \rightarrow Rowhammer.js
- increase the refresh rate
 - \rightarrow would need to be increased by 7× to eliminate all bit flips
 - \rightarrow implementation: increased by 2× by BIOS vendors




Figure: *

Errors depending on refresh interval (Kim et al.

ECC protection: server can handle or correct single bit errors

- ECC protection: server can handle or correct single bit errors
- no standard for event reporting


- ECC protection: server can handle or correct single bit errors
- no standard for event reporting
- in practice (Lanteigne 2016)
 - common: server counts ECC errors and report only if they reach a threshold (e.g., > 100 bit flips / hour)

- ECC protection: server can handle or correct single bit errors
- no standard for event reporting
- in practice (Lanteigne 2016)
 - common: server counts ECC errors and report only if they reach a threshold (e.g., > 100 bit flips / hour)
 - some server vendors never report errors to the OS

- ECC protection: server can handle or correct single bit errors
- no standard for event reporting
- in practice (Lanteigne 2016)
 - common: server counts ECC errors and report only if they reach a threshold (e.g., > 100 bit flips / hour)
 - some server vendors never report errors to the OS
 - one server did not even halt when bit flips were non-correctable

Detecting Rowhammer attacks

 Rowhammer: lots of cache misses that can be monitored with hardware performance counters (Herath and Fogh 2015; Gruss, Maurice, Wagner, et al. 2016; Chiappetta et al. 2015; Payer 2016)



Original ideas from Kim et al. 2014

- making better DRAM chips that are not vulnerable,
- using error correcting codes (ECC)
- increasing the refresh rate
- remapping/retiring faulty cells after manufacturing
- identifying hammered rows at runtime and refreshing neighbors

Original ideas from Kim et al. 2014

- making better DRAM chips that are not vulnerable,
- using error correcting codes (ECC)
- increasing the refresh rate
- remapping/retiring faulty cells after manufacturing
- identifying hammered rows at runtime and refreshing neighbors
- $\rightarrow\,$ expensive, performance overhead, or increased power consumption

PARA - Probabilistic Adjacent Row Activation (Kim et al. 2014)

• one row closed \rightarrow one adjacent row opened with low probability p

- $\hfill \,$ one row closed \rightarrow one adjacent row opened with low probability p
- Rowhammer: one row opened and closed a high number of times N_{th}


- $\hfill \,$ one row closed \rightarrow one adjacent row opened with low probability p
- Rowhammer: one row opened and closed a high number of times N_{th}
- statistically, neighbor rows are refreshed \rightarrow no bit flip

- $\hfill \,$ one row closed \rightarrow one adjacent row opened with low probability p
- Rowhammer: one row opened and closed a high number of times N_{th}
- statistically, neighbor rows are refreshed \rightarrow no bit flip
- implementation at the memory controller level


- $\hfill \,$ one row closed \rightarrow one adjacent row opened with low probability p
- Rowhammer: one row opened and closed a high number of times N_{th}
- statistically, neighbor rows are refreshed \rightarrow no bit flip
- implementation at the memory controller level
- advantage: stateless \rightarrow not expensive

- one row closed \rightarrow one adjacent row opened with low probability p
- Rowhammer: one row opened and closed a high number of times N_{th}
- \hfill statistically, neighbor rows are refreshed \rightarrow no bit flip
- implementation at the memory controller level
- advantage: stateless \rightarrow not expensive
- for p = 0.001 and $N_{th} = 100K$, experiencing one error in one year has a probability 9.4×10^{-14}


- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold



- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold



- counter per row
- increment neighbor rows
- refresh when counter reaches a threshold




"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum




"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum




"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum



"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum



"nohammer" kernel module Corbet 2016


- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum



Wait for refresh


"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum




"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum




"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum



"nohammer" kernel module Corbet 2016

- refresh rate of 8 ms would prevent Rowhammer on most systems
- use PMC to measure cache misses per 64 ms interval
- Iimit cache miss rate to 1/8 of maximum




Wait for refresh

MASCAT - Stopping Microarchitectural Attacks Before Execution (Irazoqui et al. 2016)

- static analysis of the binary
- detect suspicious instruction sequences (clflush, rdtsc, fences, ...)
- open problem: false positives


ANVIL (Aweke et al. 2016)

- uses performance counters to detect rowhammer
- activate rows neighbor rows to prevent flips
- similar as PARA, but in software



ANVIL (Aweke et al. 2016)

- uses performance counters to detect rowhammer
- activate rows neighbor rows to prevent flips
- similar as PARA, but in software




- B-CATT: disable vulnerable physical memory (Brasser et al. 2017)
- G-CATT: isolate security domains in physical memory based on potential vulnerability (Brasser et al. 2017)







- B-CATT: disable vulnerable physical memory (Brasser et al. 2017)
- G-CATT: isolate security domains in physical memory based on potential vulnerability (Brasser et al. 2017)



B-CATT





Conclusion

- Rowhammer attacks are easy to mount
- works on most systems (if you know the DRAM mapping)
- most countermeasures are too expensive or ineffective

Oh my Cache! 2 More fun with caches.

Daniel Gruss Graz University of Technology

October 13, 2017 — QSP Lab

Bibliography I

 Aweke, Zelalem Birhanu, Salessawi Ferede Yitbarek, Rui Qiao, Reetuparna Das, Matthew Hicks, Yossi Oren, and Todd Austin (2016). "ANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks". In: ASLPOS'16.
 Bhattacharya, Sarani and Debdeep Mukhopadhyay (2016). "Curious case of Rowhammer: Flipping Secret Exponent Bits using Timing Analysis". In: CHES'16.

Bosman, Erik, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida (2016). "Dedup Est Machina: Memory Deduplication as an Advanced Exploitation Vector". In: S&P'16.

Bibliography II

- Brasser, Ferdinand, Lucas Davi, David Gens, Christopher Liebchen, and Ahmad-Reza Sadeghi (2017). "CAn't Touch This: Software-only Mitigation against Rowhammer Attacks targeting Kernel Memory". In: USENIX Security Symposium.
- Chiappetta, Marco, Erkay Savas, and Cemal Yilmaz (2015). Real time detection of cache-based side-channel attacks using Hardware Performance Counters. Cryptology ePrint Archive, Report 2015/1034.
- Corbet, Jonathan (2016). Defending against Rowhammer in the kernel. URL: https://lwn.net/Articles/704920/.
- Gruss, Daniel, David Bidner, and Stefan Mangard (2015). "Practical Memory Deduplication Attacks in Sandboxed JavaScript". In: 20th European Symposium on Research in Computer Security (ESORICS'15).

Bibliography III

Gruss, Daniel, Clémentine Maurice, and Stefan Mangard (2016). "Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript". In: DIMVA'16.
Gruss, Daniel, Clémentine Maurice, Klaus Wagner, and Stefan Mangard (2016). "Flush+Flush: A Fast and Stealthy Cache Attack". In: DIMVA'16.
Gruss, Daniel, Raphael Spreitzer, and Stefan Mangard (2015). "Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches". In: USENIX Security Symposium.

Gullasch, David, Endre Bangerter, and Stephan Krenn (2011). "Cache Games – Bringing Access-Based Cache Attacks on AES to Practice". In: S&P'11.

Bibliography IV

Herath, Nishad and Anders Fogh (2015). "These are Not Your Grand Daddys CPU Performance Counters – CPU Hardware Performance Counters for Security". In: Black Hat 2015 Briefings. URL:

https://www.blackhat.com/docs/us-15/materials/us-15-Herath-These-Are-Not-Your-Grand-Daddys-CPU%2DPerformance-Counters-CPU-Hardware-Performance-Counters%2DFor-Security.pdf.

Inci, Mehmet Sinan, Berk Gulmezoglu, Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar (2015). "Seriously, get off my cloud! Cross-VM RSA Key Recovery in a Public Cloud". In: Cryptology ePrint Archive, Report 2015/898, pp. 1–15.
Irazoqui, Gorka, Thomas Eisenbarth, and Berk Sunar (2016). "MASCAT: Stopping Microarchitectural Attacks Before Execution". In: Cryptology ePrint Archive: Report 2016/1196.

Bibliography V

- Kim, Yoongu, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, and Onur Mutlu (2014). "Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors". In: ISCA'14.
- Lanteigne, Mark (2016). How Rowhammer Could Be Used to Exploit Weaknesses in Computer Hardware. URL: http://www.thirdio.com/rowhammer.pdf.
 Lipp, Moritz, Daniel Gruss, Raphael Spreitzer, Clémentine Maurice, and Stefan Mangard (2016). "ARMageddon: Last-Level Cache Attacks on Mobile Devices". In: USENIX Security Symposium.
- Liu, Fangfei, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B. Lee (2015). "Last-Level Cache Side-Channel Attacks are Practical". In: S&P'15.

Bibliography VI

- Maurice, Clémentine, Nicolas Le Scouarnec, Christoph Neumann, Olivier Heen, and Aurélien Francillon (2015). "Reverse Engineering Intel Complex Addressing Using Performance Counters". In: RAID.
- Maurice, Clémentine, Christoph Neumann, Olivier Heen, and Aurélien Francillon (2015). "C5: Cross-Cores Cache Covert Channel". In: DIMVA'15.
- Owens, Rodney and Weichao Wang (2011). "Non-interactive OS fingerprinting through memory de-duplication technique in virtual machines". In: 30th IEEE International Performance Computing and Communications Conference, pp. 1–8.
- Payer, Matthias (2016). "HexPADS: a platform to detect "stealth" attacks". In: ESSoS'16.
- Percival, Colin (2005). "Cache missing for fun and profit". In: Proceedings of BSDCan.

Bibliography VII

Pessl, Peter, Daniel Gruss, Clémentine Maurice, and Stefan Mangard (2016). "Reverse Engineering Intel DRAM Addressing and Exploitation". In: USENIX Security Symposium.

Qiao, Rui and Mark Seaborn (2016). "A new approach for rowhammer attacks". In: HOST 2016.

Razavi, Kaveh, Ben Gras, Erik Bosman, Bart Preneel, Cristiano Giuffrida, and Herbert Bos (2016). "Flip Feng Shui: Hammering a Needle in the Software Stack". In: USENIX Security Symposium.

Seaborn, Mark (2015). How physical addresses map to rows and banks in DRAM. http://lackingrhoticity.blogspot.com/2015/05/how-physicaladdresses-map-to-rows-and-banks.html. Retrieved on July 20, 2015.
Seaborn, Mark and Thomas Dullien (2015). "Exploiting the DRAM rowhammer bug to gain kernel privileges". In: Black Hat 2015 Briefings.

Bibliography VIII

- Suzaki, Kuniyasu, Kengo lijima, Toshiki Yagi, and Cyrille Artho (2011). "Memory Deduplication as a Threat to the Guest OS". In: Proceedings of the 4th European Workshop on System Security.
- Veen, Victor van der, Yanick Fratantonio, Martina Lindorfer, Daniel Gruss, Clémentine Maurice, Giovanni Vigna, Herbert Bos, Kaveh Razavi, and Cristiano Giuffrida (2016). "Drammer: Deterministic Rowhammer Attacks on Mobile Platforms". In: CCS'16.
- Xiao, Jidong, Zhang Xu, Hai Huang, and Haining Wang (2012). "A covert channel construction in a virtualized environment". In: CCS'12.
- (2013). "Security implications of memory deduplication in a virtualized environment". In: 43rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN).

Bibliography IX

Xiao, Yuan, Xiaokuan Zhang, Yinqian Zhang, and Radu Teodorescu (2016). "One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation ". In: USENIX Security Symposium.

Yarom, Yuval and Katrina Falkner (2014). "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium.
Yarom, Yuval, Qian Ge, Fangfei Liu, Ruby B. Lee, and Gernot Heiser (2015). "Mapping the Intel Last-Level Cache". In: Cryptology ePrint Archive, Report 2015/905, pp. 1–12.